

# 1A Sink/Source Bus Termination Regulator

#### ❖ GENERAL DESCRIPTION

The AX1251 is a simple, cost-effective and high-speed linear regulator designed to generate termination voltage in double data rate (DDR) memory system to comply with the JEDEC SSTL\_2 and SSTL\_18 or other specific interfaces such as HSTL, SCSI-2 and SCSI-3 etc. devices requirements. The regulator is capable of actively sinking or sourcing up to 1A while regulating an output voltage to within 20mV. The output termination voltage cab be tightly regulated to track 1/2VDDQ by two external voltage divider resistors or the desired output voltage can be programmed by externally forcing the REFEN pin voltage.

The AX1251 also incorporates a high-speed differential amplifier to provide ultra-fast response in line/load transient. Other features include extremely low initial offset voltage, excellent load regulation, current limiting in bi-directions and on-chip thermal shut-down protection.


The AX1251 is available in the SOT-23-5L surface mount package.

#### **❖ FEATURES**

- Ideal for DDR-I, DDR-II and DDR-III VTT Applications
- Sink and Source 1A Continuous Current
- Integrated Power Driver
- Generates Termination Voltage for SSTL\_2, SSTL \_18, HSTL, SCSI-2 and SCSI-3 Interfaces.
- High Accuracy Output Voltage at Full-Load
- Output Adjustment by Two External Resistors
- Low External Component Count
- Shutdown for Suspend to RAM (STR) Functionality with High-Impedance Output
- Current Limiting and Thermal Shutdown Protections
- SOT-23-5L Pb-Free Package.


#### **❖ PIN ASSIGNMENT**

The package of AX1251 is SOT-23-5L; the pin assignment is given by:



Name	Description					
VIN	IC power supply pin					
GND	Ground pin					
REFEN	Reference voltage input and chip enable					
VCNTL	Gate drive voltage					
VOUT	Output Voltage pin					

#### **❖ ORDER/MARKING INFORMATION**



### **❖ ABSOLUTE MAXIMUM RATINGS** (T<sub>A</sub> = 25°C)

Characteristics	Symbol	Rating	Unit
Input Voltage	V <sub>IN</sub>	2.5 to 1.5 ±3%	٧
Control Voltage	V <sub>CNTL</sub>	6.5 to 3.3 ±5%	V
VIN Supply Voltage	V <sub>IN</sub>	7	V
Control Voltage	V <sub>CNTL</sub>	7	V
Power Dissipation	PD	Internally Limited	W
Ambient Temperature	T <sub>A</sub>	-40 to +85	°C
Junction Temperature	TJ	-40 to +125	°C
Storage Temperature Range	T <sub>ST</sub>	-65 to +150	°C
Thermal Resistance from Junction to case	θ <sub>JC</sub>	180	°C/W
Thermal Resistance from Junction to ambient	$\theta_{JA}$	250	°C/W

Note:  $\theta_{JA}$  is measured with the PCB copper area of approximately 1.5 in<sup>2</sup> (Multi-layer).



#### **❖ ELECTRICAL CHARACTERISTICS**

\*V<sub>IN</sub>=2.5V/1.8V/1.5V, V<sub>CNTL</sub>=3.3V, V<sub>REFEN</sub>=1.25V/0.9V/0.75V, C<sub>OUT</sub>=4.7µF (Ceramic),


T<sub>A</sub>=25°C, unless otherwise specified

Characteristics	Symbol	Conditions	Min	Тур	Max	Units
V <sub>CNTL</sub> Operating Current	I <sub>CNTL</sub>	I <sub>OUT</sub> =0A	-	1	2.5	mA
Standby Current	I <sub>STBY</sub>	$V_{REFEN} < 0.2V \text{ (Shutdown)}$ $R_{LOAD} = 180\Omega$		150	200	uA
Output Offset Voltage (Note1)	Vos	I <sub>OUT</sub> =0A	-10	-	+10	mV
Load Decidation (Nate 2)	Δ V <sub>OUT</sub>	I <sub>OUT</sub> =+0.75A	00	-	+20	mV
Load Regulation (Note2)		I <sub>OUT</sub> =-0.75A	-20			
Chutdayen Thrashald	$V_{REF-H}$	Enable	0.6	-	-	V
Shutdown Threshold	V <sub>REF-L</sub>	Shutdown	-	-	0.2	٧
Current Limit	CL		1.1	-	-	Α
Thermal Shutdown	T <sub>SD</sub>		-	140	-	°C
Thermal Shutdown Hysteresis	T <sub>SH</sub>		-	20	-	°C

Note 1: V<sub>OS</sub> offset is the voltage measurement defined as V<sub>OUT</sub> subtracted from V<sub>REFEN</sub>.

Note 2: Regulation is measured at constant junction temperature by using a 5ms current pulse. Devices are tested for load regulation in the load range from 0A to 0.75A.

#### **❖ APPLICATION CIRCUIT**




 $R_{TT}\text{=}50\,\Omega/33\,\Omega/25\,\Omega$ 

$$V_{OUT} = V_{REFEN} = V_{IN} X \left( \frac{R2}{R1 + R2} \right)$$

#### **❖ APPLICATION INFORMATION**

#### Consideration while designs the resistance of voltage divider

Make sure the sinking current capability of pull-down NMOS if the lower resistance was chosen so that the voltage on  $V_{REFEN}$  is below 0.2V. In addition, the capacitor and voltage divider form the low pass filter. There are two reasons doing this design; one is for output voltage soft-start while another is for noise immunity.



#### **Capacitor Selection**

Normally, use a  $4.7\mu F$  Multi-layer chip capacitor (MLCC) on the input and output capacitors are sufficient. A lower ESR (X5R, X7R) is recommended for input and output capacitors. Add a larger than  $47\mu F$  in input and output capacitors to provide better output-noise and transient response. A higher- value output capacitor may be necessary if large, fast transients are anticipated and the device is located several inches from the power source.

#### **Thermal Considerations**

The AX1251 series can deliver a current of up to 1A over the full operating junction temperature range. However, the maximum output current must be dated at higher ambient temperature to ensure the junction temperature does not exceed 125°C. With all possible conditions, the junction temperature must be within the range specified under operating conditions. Power dissipation can be calculated based on the output current and the voltage drop across regulator.

$$PD = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{Q}$$

The final operating junction temperature for any set of conditions can be estimated by the following thermal equation:

PD (MAX) = 
$$(T_{J \text{ (MAX)}} - T_{A}) / \theta_{JA}$$


Where  $T_{J \text{ (MAX)}}$  is the maximum junction temperature of the die (125°C) and  $T_A$  is the maximum ambient temperature. The junction to ambient thermal resistance ( $\theta_{JA}$ ) for SOT-23-5L package at recommended minimum footprint is 250°C/W on 1.5 in² and Multi-layer PCB layout. The maximum power dissipation at  $T_A$  = 25°C can be calculated by following formula:


PD (MAX) = 
$$(125^{\circ}C - 25^{\circ}C) / 250^{\circ}C/W = 0.4W$$


The thermal resistance  $\theta_{JA}$  of SOT-23-5L is determined by the package design and the PCB design. However, the package design has been decided. If possible, it's useful to increase thermal performance by the PCB design. The thermal resistance can be decreased by adding copper to ground pin. We have to consider the copper couldn't stretch infinitely and avoid the tin overflow.





#### \* TYPICAL CHARACTERISTICS






















## **❖ PACKAGE OUTLINES**



Symbol	Dimensions in Millimeters			Dimensions in Inches			
	Min.	Nom.	Max.	Min.	Nom.	Max.	
А	-	-	1.45	-	-	0.057	
A1	0	0.08	0.15	0	0.003	0.006	
A2	0.9	1.1	1.3	0.035	0.043	0.051	
b	0.3	0.4	0.5	0.012	0.016	0.02	
С	0.08	0.15	0.22	0.003	0.006	0.009	
D	2.7	2.9	3.1	0.106	0.114	0.122	
E1	1.4	1.6	1.8	0.055	0.063	0.071	
E	2.6	2.8	3	0.102	0.11	0.118	
L	0.3	0.45	0.6	0.012	0.018	0.024	
L1	0.5	0.6	0.7	0.02	0.024	0.028	
e1	1.9 BSC				0.075 BSC		
е	0.95 BSC			0.037 BSC			
θ	0°	40	8°	0°	40	8°	
$\theta$ 1	5∘	10°	15∘	5∘	10°	15∘	
θ2	5∘	10°	15∘	5∘	10°	15∘	

JEDEC outline: MO-178 AA