

20A Fully Integrated Synchronous Boost Converter

❖ GENERAL DESCRIPTION

The AX5520/AX5521 is a high efficiency fully integrated synchronous Boost converter with built-in main switch and synchronous switch. The device has 20A switch peak current capability and provides output voltage up to 18V(AX5520) or 30V(AX5521). Synchronous rectification increases efficiency, reduces power losses and eases thermal requirements, allowing the AX5520/ AX5521 to be used in high power step-up applications. The 2.7V to 18V(MT AX5520) or 30V(AX5521) input voltage range supports a wide range of battery and AC powered inputs. The 70µA no load quiescent current extends operating run time in battery-powered systems. The operating frequency can be externally set for a 50kHz to 1MHz range. The AX5520/ AX5521 implements a programmable soft-start function, an adjustable cycle by cycle switching peak current limit function and thermal shutdown protection. The AX5520/ AX5521 is available in a small 20 pin 4mm × 4mm WQFN package.

❖ FEATURES

- AX5520: 2.7V to 18V Input Range

3V to 18V Output Voltage

Integrated 18V Rating $9m\Omega$ Main and Synchronous Power Switches with 20A Peak Current Capability

AX5521: 2.7V to 30V Input Range


3V to 30V Output Voltage

Integrated 30V Rating $9m\Omega$ Main and Synchronous Power Switches with 20A Peak Current Capability

- Adjustable Input UVLO through EN pin
- Low Quiescent Current 70µA
- Shutdown Supply Current 3.5µA
- Resistor or Inductor DCR Current Sensing
- Adjustable Frequency from 50kHz to 1MHz
- Programmable Soft-start
- Cycle-by-Cycle Current Limit
- Thermal Shutdown
- WQFN 4mm×4mm-20L Packages
- Pb-Free ROHS compliant




*** BLOCK DIAGRAM**



❖ PIN ASSIGNMENT

The packages of AX5520/1 are WQFN; the pin assignment is given by:





Pin Description

PIN NAME PIN NO.		DESCRIPTI				
OUT	1, 19, 20	Output of the Boost converter.				
SW	2, 15, 16, 17, 18	Switching node of the Boost converter. Connect this pin to the inductor.				
BST	3	Bootstrap capacitor node for Synchronous MOSFET. Connect the bootstrap capacitor 0.1µF from BST pin to the SW pin.				
VH	4	The supply pin to On-Chip LDO Regulator. The operating voltage range on this pin is 2.7V to 18V (30V abs max). Bypass VH to GND with a 0.1µF ceramic capacitor. When the input voltage Vin is < 5.5V, connect VH to the output of Boost converter to get maximum voltage for gate drivers. When the input voltage Vin is > 5.5V, connect VH to the input voltage to improve efficiency.				
FB	5	Error amplifier input and feedback pin for output voltage regulation. Connect FB to the center tap of a resistor divider to set the output voltage.				
ISP	6	Positive Current Sense Amplifier Input. The current sense resistor is normally placed at the input of the Boost converter in series with				
ISN	7	Negative Current Sense Amplifier Input.				
COMP	8	Output of the internal transconductance error amplifier. The feedback loop compensation network is connected from COMP pin to GND.				
SS	9	Soft-start programming pin. An external capacitor sets the ramp rate of the internal error amplifier's reference voltage during soft-start period. Typically connect SS to GND with a 3.3nF ceramic capacitor.				
FREQ	10	Oscillator Frequency Set Input. A resistor from FREQ to GND sets the oscillator frequeny from 50kHz to 1000kHz (Typical R _{FREQ} =270k Ω sets Fosc=250kHz). Leave this pin float to set 460kHz default frequency.				



EN	11	Enable input. Pull EN above 1.205V to turn on the converter, and pull EN below 1.11V to shutdown the converter. EN pin can be used to implement externally adjustable input voltage under voltage lockout (UVLO) with two resistors. Connect EN to the center tap of a resistor divider to set the input UVLO threshold.
VCC	12	5.4V On-Chip Low Dropout Linear Regulator Output (LDO). This regulator powers all internal circuitry including the low side and high side N-channel MOSFET gate drivers. Bypass VCC to GND with a 1μF or greater ceramic capacitor. When the input voltage Vin is < 5.5V, Connect Vcc to Vinthrough a Diode.
GND	13	Signal Ground pin of the converter. All small-signal components and compensation components should be connected to this signal ground.
PGND	14	Power ground of the converter. It is connected to the source of the main MOSFET. Connect this pin to the (–) terminal(s) of C_{IN} and C_{OUT} .

❖ ORDER/MARKING INFORMATION

** UNDER/INIARKING INFURMATION	
Order In	formation
AX5520 XXXX X Package Type Packing Blank: Tube WQ20:WQFN 4x4-20L A: Taping	AX5521 XXXX X Package Type Packing Blank : Tube WQ20:WQFN 4x4-20L A: Taping
Top Marking(AX5520)	Top Marking(AX5521)
Logo \leftarrow AX 5 5 2 0 \rightarrow Part number YYWWX \rightarrow ID code: internal WW: 01~52 Year: 10=2010 11=2011	Logo ← AX 5 5 2 1 → Part number YYWWX → ID code: internal WW: 01~52 Year: 10=2010 11=2011



❖ ABSOLUTE MAXIMUM RATINGS(Note1)

Characteristics	Symbol	Rating	Unit
VH, ISP, ISN, OUT to GND (AX5520)		-0.3 to 20	V
VH, ISP, ISN, OUT to GND (AX5521)		-0.3 to 32	V
ISP to ISN, PGND to GND		-0.3 to 0.3	V
SW to GND	V _{SW}	-1 to Vout+1	V
Dynamic VSW in 50ns Duration		-3 to Vout+3	V
BST to SW		-0.3 to 6	V
EN, FB, COMP, VCC to GND		-0.3 to 6	V
Lead Temperature		260	°C
Junction temperature range, TJ		-40 to 150	°C
Storage temperature range, Tstg		-55 to 150	°C

❖ Recommend Operating Conditions (Note2)

Characteristics	Symbol	Rating	Unit
Input Voltage (AX5520)	V _{IN}	2.7 to 18	V
Output Voltage (AX5520)	V _{OUT}	3 to 18	V
Input Voltage (AX5521)	V _{IN}	2.7 to 30	V
Output Voltage (AX5521)	V _{OUT}	3 to 30	V
Operating Temperature Range		-40 to 85	°C
Maximum Power Dissipation (TA=+25°C)		2	W
Thermal Resistance WQFN4x4_20L	θυς	7.8	°C/W
Thermal Resistance WQFN4x4_20L	θја	50	°C/W

Note(1): Stress exceeding those listed "Absolute Maximum Ratings" may damage the device.

Note(2): The device is not guaranteed to function outside of the recommended operating conditions.

Note(3): Measured on JESD51-7, 4-Layer PCB.

Note(4): The maximum allowable power dissipation is a function of the maximum junction temperature T_{J MAX}, the junction to ambient thermal resistance θ_{JA} , and the ambient temperature T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_{D_MAX}= (T_{J_MAX}-T_A)/θ_{JA}. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.



*** ELECTRICAL CHARACTERISTICS**

(V_H=12V, V_{ISP}=V_{ISN}=3.6V and V_{EN}=2V, T_A=25°C, unless otherwise noted)

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Characteristics	Conditions	Min	Тур	Max	Units
Output Voltage AX5520	Input supply range	AX5520		-		V
AX5521 3				-		V
AX5521 3 - 30 AX5520 AX5520 SV-VH<18V S.1 S.4 S.7 V AX5520 SV-VH<18V AX5521 S.4 S.8 V AX5521 SV-VH<18V S.1 S.4 S.8 V AX5521 SV-VH=V _{CC} Rising - 2 2.5 V V _{H=V_{CC}} Falling - 1.8 - V EN Pin On Threshold V _{EN} Palling, Turn On the device 1.12 1.205 1.32 V EN Pin Off Threshold V _{EN} Palling, Turn Off the device - 1.10 - V V _{EN} Palling - 1.8 - V V _{EN} Palling - 1.8 - V V _{EN} Palling, Turn Off the device - 1.10 - V V _{EN} Palling - 1.8 V _{EN} Palling -	Output Voltage			-		V
Linear Regulator GV <vh<18v s.1="" s.4="" s.7="" td="" v="" ="" <=""><td>- Catput Voltago</td><td></td><td>3</td><td>-</td><td>30</td><td>, v</td></vh<18v>	- Catput Voltago		3	-	30	, v
GV <vh<30v s="" s.4="" s.8="" td="" v="" ="" <=""><td>Linear Regulator</td><td></td><td>5.1</td><td>5.4</td><td>5.7</td><td>V</td></vh<30v>	Linear Regulator		5.1	5.4	5.7	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	VCC Output Voltage		5	5.4	5.8	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Under-voltage lockout threshold				2.5	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	EN Pin On Threshold	V _{EN} Rising, Turn	1.12	1.205	1.32	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	EN Pin Off Threshold	•	-	1.10	-	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	EN Pin Input Current	V _{EN} =2V	-	100	-	nA
PWM Mode		· ·	-	70	100	μA
PWM Mode	Shutdown Current	V _{EN} =0V	-	3.5	10	uA
Light Load PSM Mode Mod	Error Amplifier					•
Light Load PSM Mode Mod	-	PWM Mode	1.185	1.203	1.221	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Feedback voltage	•				V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Feedback Current		-100	1	100	nA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Error Amplifier Transconductance			1.3		mA/V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	COMP nin clamp voltage	F _{REQ} =High		3		
Maximum current sense threshold $\Delta V(ISP-ISN)$ 90 100 110 mV Zero current sense threshold $\Delta V(ISP-ISN)$ 0 mV ISP/ISN Current Sense Input Current $V_{ISP} = V_{ISN} = 3.6V$ 10 20 μA ISP/ISN Current Sense Input Range 2.7 30 V Oscillator Frequency Oscillator frequency FOSC $R_{FREQ} = 220k\Omega$ 240 300 360 K_{HZ}	Colvii piii ciamp voitage	F _{REQ} =Low		0.4		V
	Current Sense Amplifier					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Maximum current sense threshold	ΔV(ISP-ISN)	90	100	110	mV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Zero current sense threshold	ΔV(ISP-ISN)		0		mV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ISP/ISN Current Sense Input Current	1		10	20	μA
	ISP/ISN Current Sense Input Range		2.7		30	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						
frequency FOSC R _{FREQ} float 460	Oscillator	$R_{FREQ}=220k\Omega$	240	300	360	17
1 TAINED TO SEE	frequency FOSC					K _{HZ}
	Maximum Duty Cycle	1 1 the SQ				%







Minimum On Time		200		ns		
Power Switches						
Low Side Main Switch Resistance	AX5520	9		mΩ		
Low Side Main Switch Resistance	AX5521	12		mΩ		
High Cide Cuitab On Desigtance	AX5520	9		mΩ		
High Side Switch On Resistance	AX5521	12		mΩ		
Davier Cuitale Landrage august	AX5520, V _{EN} =0V, V _{SW} =18V and 0V	1	20	uA		
Power Switch Leakage current	AX5521, V _{EN} =0V, V _{SW} =30V and 0V	1	20	uA		
Thermal Shutdown						
Thermal Shutdown Threshold		160		°C		
Thermal Shutdown Hysteresis		35		°C		



❖ APPLICATION CIRCUIT





❖ Detailed Description (Refer to the Functional Block Diagram)

The AX5520/AX5521 is a fully-integrated synchronous boost converter with a $9m\Omega$ main power switch and a $9m\Omega$ Synchronous switch to output. The device is capable of providing an output voltage up to 18V(AX5520) or 30V(AX5521) and delivering up to 25W power from a 2.7 V to 18V(AX5520) or 30V(AX5521) wide input. Voltage regulation is achieved employing constant frequency current mode pulse width modulation (PWM) control. The switching frequency is set either externally from 50kHz to 1MHz by an external timing resistor from FREQ pin to GND or default 460kHz by floating FREQ pin. The PWM control circuitry turns on the low side MOSFET at the beginning of each oscillator clock cycle, as the error amplifier compares the output voltage feedback signal at the FB pin to the internal 1.203V reference voltage. The low side MOSFET is turned-off when the inductor current reaches a threshold level set by the error amplifier output. After the low side MOSFET is turned off, the high side synchronous rectifier MOSFET is turned on until the beginning of the next oscillator clock cycle or until the inductor current reaches the zero current sense threshold. The input voltage is applied across the inductor and stores the energy as inductor current ramps up during the portion of the switching cycle when the low side MOSFET is on. Meanwhile the output capacitor supplies load current. When the low side MOSFET is turned off by the PWM comparator, the inductor transfers stored energy via the synchronous rectifier MOSFET to replenish the output capacitor and supply the load current. This operation repeats every switching cycle. The device skips pulse to improve efficiency at light load. In the light load mode, the converter only operates when the output voltage trips below a FB set threshold voltage 1.211V. It ramps up the output voltage with one or several pulses and skips pulse once the output voltage exceeds the set threshold voltage. The devices feature internal slope compensation to avoid sub-harmonic oscillation that is intrinsic to peak current mode control at duty cycles higher than 50%. They also feature optional lossless inductor DCR current sensing, cycle-by-cycle current limit and over-temperature protection.

APPLICATION INFORMATION

The AX5520/ AX5521 external component selection is driven by the load requirement, and begins with the selection of switching frequency, inductor and R_{SENSE} . Finally, input and output capacitors are selected. For most applications, R8 is a suggested a value by 10~30K Ω . Place the resistor-divider as close to the IC as possible to reduce the noise sensitivity.

Switching Frequency Selections

The first step is to determine the switching frequency of the Boost converter. There are tradeoffs to consider when selecting a higher or lower switching frequency. Typically, the designer uses the highest switching frequency possible since this results in the smallest solution size. A higher switching frequency allows for lower value inductors and smaller output capacitors compared to a Step-up converter that switches at a lower frequency. A lower switching frequency will produce a larger solution size but typically has a better efficiency by reducing MOSFET switching losses. The switching frequency is also limited by the minimum on-time of the converter based on the input voltage and the output voltage of the application. Minimum on-time, tonic (200ns TYP), is the smallest time duration that the AX5520/AX5521 is capable of turning on the low side MOSFET and correctly sensing inductor current for peak current mode control. To determine the maximum allowable



switching frequency, first estimate the continuous conduction mode (CCM) duty cycle using Equation 1 with the maximum input voltage.

$$f_{OSCmax} = \frac{D_{\min}}{t_{ON\min}} = \frac{\frac{V_{OUT} - V_{IN\max}}{V_{OUT}}}{200ns}$$
 (Equation 1)

To determine the timing resistance at FREQ pin for a given switching frequency use the curve in Figure 1.




Figure 1. Switching Frequency versus Resistor Value at the FREQ Pin

Input Capacitor Selection

Place a high quality $0.1\mu F$ in parallel with at least a $10\mu F$ or higher ceramic type X5R or X7R bypass capacitor at the V_{IN} pin to power ground PGND for proper decoupling. Based on the application requirements additional bulk capacitance are needed to meet input voltage ripple, transient and EMI requirements. The value of the C_{IN} is a function of the source impedance, and in general, the higher the source impedance, the larger input capacitance. The required amount of input capacitance is also greatly affected by the duty cycle. High output current applications that also experience high duty cycles can place great demands on the input supply, both in terms of DC current and ripple current. The input capacitor voltage rating should exceed the maximum input voltage range.

Inductor Selection

The selection of the inductor affects the steady-state operation as well as transient behavior and loop stability. These factors make it an important component in a switching power supply design. The three most important inductor specifications to consider are inductor value, DC resistance (DCR), and saturation current rating. In a step-up topology the average inductor current is equal to the input current. The highest average current through the inductor and the converter depends on the maximum output load, converter efficiency η , the minimum input voltage (V_{INmin}), and the output voltage (V_{OUT}). The inductor saturation current rating should be greater (by some margin) than the maximum average



inductor average current. Estimation of the maximum average inductor current can be done using Equation 2:

$$I_{L{\rm max}} = I_{OUT\,{\rm max}} \times \frac{V_{OUT}}{V_{IN{\rm min}} \times \eta} \qquad ({\rm Equation} \ 2)$$

For example, for an output current of 2A at 12V with 90% efficiency, at least 8.9A of average current flows through the inductor at a minimum input voltage of 3V.

The inductor value has a direct effect on ripple current. Let the parameter ΔI_L represent the inductor peak-peak ripple current. The inductor ripple current contributes to the output current ripple that must be filtered by the output capacitor. Therefore, choosing high inductor ripple currents impacts the selection of the output capacitor. Higher values of ΔI_L lead to discontinuous mode (DCM) operation at moderate to light loads. The inductor ripple current ΔI_L decreases with higher inductance or frequency and increases with higher V_{IN} . Estimation of the inductor ripple current can be done using Equation 3:

$$\Delta I_L = \frac{V_{I\!\!N}}{f_{\mathit{OSC}} \bullet L} \bigg(1 - \frac{V_{I\!\!N}}{V_{\mathit{OUT}}} \bigg) \qquad \quad \text{(Equation 3)}$$

Accepting larger values of ΔI_L allows the use of low inductances, but results in higher output voltage ripple and greater core losses. A reasonable starting point for setting ripple current is $\Delta I_L = 0.3 \sim 0.5 ^* I_{Lmax}$. In a step-up topology, the maximum ripple current ΔI_L occurs at 50% duty cycle (VIN = ½*VOUT).

The AX5520/AX5521 Boost converters have been optimized to operate with an effective inductance in the range of 1μ H to 10μ H. Larger or smaller inductor values can be used to optimize the performance of the device for specific operating conditions.

ISP and ISN Pins

AX5520/AX5521 can use either a discrete sense resistor (R_{SENSE}) or inductor DCR (DC resistance) sensing for current sensing. The choice between the two current sensing schemes is largely a design trade-off between cost, power consumption and accuracy. DCR sensing is becoming popular because it does not require current sensing resistors and is more power efficient, especially in high current applications. However, current sensing resistors provide the most accurate current limits for the converter.

The ISP and ISN pins are the inputs to the current sense amplifier. The common mode input voltage range of the current sense amplifier is 2.7V to 18V(AX5520) or 30V(AX5521). The current sense resistor is normally placed at the input of the converter in series with the inductor. The ISP pin also provides power to the current comparator. ISP draws approximately 10~30µA during normal operation. There is a typical 10µA bias current that flows into the ISN pin. The sense lines should be Kelvin-sense connection underneath the current sense resistor (shown in Figure 2). If inductor DCR sensing is used (Figure 3b), sense resistor R1 should be placed close to the switching node, and the mutual filter capacitor C1 should be placed close to the AX5520/AX5521 to prevent noise from coupling into sensitive small-signal nodes.







Figure 2. Sense Lines Placement with Inductor or Sense Resistor



(3a) Using a Current Sense Resistor

(3b) Using the Inductor DCR to Sense Current

Figure 3. Two Current Sensing Methods

Current Sensing Resistor

A typical sensing circuit using a discrete resistor is shown in Figure 3a. R_{SENSE} is chosen based on the required maximum average inductor current. The current comparator has a maximum threshold V_{SENSEmax} of 100mV (typical) and 90mV (minimum). To ensure that the application will deliver full load current over the full operating temperature range, choose the minimum value 92mV for the maximum current sense threshold V_{SENSEmax}. The current comparator threshold sets the peak of the inductor current, yielding a maximum average inductor current, I_{Lmax}, equal to the peak value less half the peak-to-peak ripple current, ΔI_L . To calculate the sense resistor value, use the Equation 4:

$$R_{\text{SENSE}} = \frac{V_{\text{SENSE max}}}{I_{L_{\text{max}}} + \frac{\Delta I_{L}}{2}} = \frac{90mV}{I_{L_{\text{max}}} + \frac{\Delta I_{L}}{2}}$$
 (Equation 4)

 R_{SENSE} also affects the current mode control loop gain. Choose R_{SENSE} in the 3~20m Ω range.

Inductor DCR Sensing

For applications requiring the highest possible efficiency at high load currents, the AX5520/ AX5521 is capable of sensing the voltage drop across the inductor DCR, as shown in Figure 3b. The DCR sensing reduces conduction loss through a sense resistor and improve efficiency by a few percent. A flat frequency response is achieved when the inductor time constant matches that of the RC sense network. If the external R1||R2 • C1 time constant is chosen to be exactly equal to the L/DCR time constant, the voltage drop across the external capacitor is equal to the drop across the inductor DCR multiplied by R2/(R1 + R2). R2 scales the voltage across the sense terminals for applications where the DCR is greater than the target sense resistor value. The DCR of the inductor can be less than $5m\Omega$ for high current inductors, and the R2 resistor is not used. To properly dimension the external filter components, the DCR of the inductor must be known. It can be measured using a good RLC meter, but the DCR tolerance is not always the same and varies with temperature. Consult the manufacturer's data sheets for detailed information. Using the inductor ripple current value from the inductor section, the equivalent sense resistor value is calculated with Equation 5:

$$R_{\text{SENSE}(\text{EQUIV})} = DCR \cdot \frac{R2}{R1 + R2} = \frac{V_{\text{SENSE} \min}}{I_{L_{\text{max}}} + \frac{\Delta I_{L}}{2}} = \frac{90mV}{I_{L_{\text{max}}} + \frac{\Delta I_{L}}{2}}$$
 (Equation 5)

Choose R1|| R2 around 200Ω to reduce error due to the ISN pin 10μA(Typical) input bias current. C1 is calculated by Equation 6 and usually selected to be in the range of 100nF to 10µF.

$$C1 = \frac{L}{DCR \cdot R1 / / R2} = \frac{L}{DCR} \cdot \frac{R1 + R2}{R1 \cdot R2}$$
 (Equation 6)

Setting Input Under-voltage Lockout (UVLO)

The EN pin voltage must be greater than 1.22 V (typical) to enable AX5520/AX5521. The device enters shutdown mode when the EN voltage is less than 0.4V. In shutdown mode, the input supply current for the device is less than 5µA. When the EN pin voltage is higher than the shutdown threshold but less than 1.22V, the devices are in standby mode. Adjustable input UVLO can be accomplished using the EN pin. As shown in Figure 4, a resistor divider from the VIN pin to GND sets the input UVLO level. Choose the bottom UVLO resistor RUVLO BOT in the $10k\Omega\sim200k\Omega$ range to set the divider current at $10\mu A$ or higher. Typically select $R_{UVLO\ BOT}$ =100k Ω . The value of top resistor RUVLO TOP, depending on the the desired turn-on voltage V_{START} at the V_{IN} pin, can be calculated with Equation 7:

ge
$$V_{START}$$
 at the V_{IN} pin, can be calculated with Equation 7:
$$R_{UVLO_TOP} = R_{UVLO_BOT} \times \left(\frac{V_{START}}{V_{EN}} - 1\right) = 100k\Omega \times \left(\frac{V_{START}}{1.205\text{V}} - 1\right) \tag{Equation 7}$$

Figure 4. Input UVLO Setting

Bootstrap Capacitor Selection

Place a 10nF~0.1µF X5R or X7R ceramic capacitor between BST and SW pins for the proper operation. This capacitor provides gate drive voltage to turn on the high-side MOSFET.

VCC Low-Dropout Linear Regulator

The AX5520/AX5521 features an internal P-channel low dropout linear regulator (LDO) that supplies power to the VCC pin from the V_H supply pin. VCC powers the gate drivers and AX5520/AX5521 internal circuitry. The LDO output VCC is regulated to 5.4V. It can supply at least 20mA and must be bypassed to ground with 1µF~4.7µF X5R or better grade ceramic capacitor. The capacitor should have a 10 V or higher voltage rating. Good bypassing is needed to supply the high transient currents required by the MOSFET gate drivers. A VCC under-voltage detection circuit prevents the internal PWM control circuitry and power switches from operation when VCC voltage is below 2V (typical)

Output Capacitor Selection

In a step-up converter, the output has a discontinuous current, so output capacitor COUT must be capable of reducing the output voltage ripple and filtering the high di/dt path of the supply. It is recommended to use X5R or X7R ceramic capacitors placed as close as possible to the V_{OUT} pin and power ground PGND pin. The effects of ESR (equivalent series resistance) and the bulk capacitance must be considered when choosing the right capacitor for a given output ripple voltage. The steady ripple voltage due to charging and discharging the bulk output capacitance in a single phase step-up converter is given by Equation 8. This value does not take into account the ESR of the output capacitor.

$$\Delta V_{OUT} = \frac{I_{OUT \max} \times D_{\max}}{C_{OUT} \times f_{OSC}} = \frac{I_{OUT \max} \times \frac{V_{OUT} - V_{IN \min}}{V_{OUT}}}{C_{OUT} \times f_{OSC}}$$
(Equation 8)

Where COUT is the output filter capacitor.

For example: Build 5V nominal output voltage from the minimum 3V input supply voltage. Select switching frequency 600kHz. Choose output capacitor to get less than 50mV ripple (1% of V_{OUT}) at maximum 4Amp output current. The minimum output capacitor is 53uF required to limit the output voltage ripple.

$$C_{OUT} \ge \frac{I_{OUT \max} \times D_{\max}}{\Delta V_{OUT} \times f_{OSC}} = \frac{4A \times \frac{5V - 3V}{5V}}{5V \times 1\% \times 600kHz} = 53 \mu F$$

Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements. Ceramic capacitors have excellent low ESR characteristics but can have a DC Bias effect, which will have a strong influence on the final effective capacitance. Capacitance deratings for aging, temperature and dc bias increase the minimum value required. The voltage rating must be greater than the output voltage with some tolerance for output voltage ripple and overshoot in transient conditions. For this example 4 x 22µF, 25 V ceramic capacitors with 5 m Ω of ESR are used. The 40% derated capacitance is 52.8 μ F, approximately equal to the calculated minimum.

Setting Output Voltage

The AX5520/AX5521 output voltage is set by an external feedback resistor divider carefully placed across the output, as shown in Figure 5. Great care should be taken to route the VFB line away from noise sources, such as the inductor or the SW line. Also, keep the FB trace as short as possible to avoid noise pickup. The typical value of the voltage on the FB pin is 1.224V. The maximum allowed value for the output voltage is 18V. Choose the bottom resistor $R_{FB BOT}$ in the $10k\Omega \sim 200k\Omega$ range to set the divider current at $6\mu A$ or higher. Typically select $R_{FB\ BOT}$ =100k Ω . The value of top resistor $R_{FB\ TOP}$, depending on the needed output voltage VOUT, can be calculated using Equation 8:




Figure 5. Output Voltage Setting

The Control Loop Compensation

THE series R_C-C_C filter at COMP pin sets the dominant pole-zero loop compensation. The resistor R_C in series with a capacitor C_C creates a compensating zero. A capacitor C_{C1} in parallel to these two components can be added to form a compensating pole. In a step-up topology, the maximum crossover frequency is typically limited by the right-half plane zero (RHPZ). The compensation design should be done at the minimum input voltage and full load when the RHPZ is at the lowest frequency. The crossover frequency should also be limited to less than 1/4 of the RHPZ frequency.

Table 1. Gives R_C, C_C and C_{C1} values for certain inductors, input and output voltages providing a very stable system. For a faster response time, a higher R_C value can be used to enlarge the bandwidth, as well as a slightly lower value of C_C to keep enough phase margin. These adjustments should be performed in parallel with the load transient response monitoring of AX5520/AX5521.

Table 1. Recommended Compensation Network Values

Application	I _{OUT_MAX}	F _{sw}	Inductor	R _{SENSE}	C _{IN}	C _{out}	R _c	C _C and C _{C1}
1-Cell step-up to 5V	5A	25041-	2.2µH	5mΩ	4*22µF	4*22µF	1kΩ	C _C =47nF
Vin Range: 3V~4.35V	ЭA	250kHz	I _{SAT} =11.5A	21117	16V	16V	1K12	C _{C1} =220pF
1-Cell step-up to 9V	2.4	050111-	2.2µH	F O	4*22µF	4*22µF	41.0	C _C =47nF
Vin Range: 3V~4.35V	3A	250kHz	I _{SAT} =11.5A	5mΩ	25V	25V	1kΩ	C _{C1} =220pF
1-Cell step-up to 12V	2A	250kHz	2.2µH	5mΩ	4*22µF	4*22µF	11:0	C _C =47nF
Vin Range: 3V~4.35V	ZA	ZOUKHZ	I _{SAT} =11.5A	SIND	25V	25V	1kΩ	C _{C1} =220pF



Thermal information

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below:

- Improve the power dissipation capability of the PCB design.
- Improve the thermal coupling of the component to the PCB.
- Introducing airflow in the system.

The maximum junction temperature (T_J) of the AX5520/AX5521 devices is 160°C and worse case won't excess 145°C, The thermal resistance of the 20-pin WQFN package is θ_{JA} = 50°C /W, if the Exposed PAD is soldered. Specified regulator operation is assured to a maximum ambient temperature T_A of +85°C. Therefore, the maximum power dissipation for the 20-pin WQFN package it is about 1W. More power can be dissipated if the maximum ambient temperature of the application is lower.

$$P_{D(MAX)} = \frac{T_{J(MAX)} - T_A}{R_{\theta JA}} = \frac{145^{\circ}C - 85^{\circ}C}{50^{\circ}C/W} = 1.2W$$

Layout consideration

For designing the AX5520/AX5521 a boost power supply, especially those operating at high output voltage and current application, PCB layout is a very important in design step. To prevent radiation of high frequency noise (for example, EMI), proper layout of the high-frequency switching path is essential. Minimize the length and area of all traces connected to the SW pin to reducing the high frequency noise of coupling to GND plane to cause EMI or power system unstable.


Check the following layout rules:


- Put the input capacitors GND, output capacitors GND and the PGND of AX5520/AX5521 in the same of power plane to reduce impedance to avoid EMI and increase efficiency of power system.
- The AGND and PGND kept separate and used dot short skill to avoid noise coupling to AGND to cause power system unstable as AX5520/AX5521 EV board PCB design.
- 3. ISP and ISN trace routing like a differential pail to shielding each other to filter the common mode noise. And far away the SW trace to avoid to be coupled that will cause the current limit protection circuit fault. Ensure accurate current sensing with Kelvin connections at the sense resistor or the DCR of inductor.
- 4. Keep the switching node (SW and PGND) and boost node (BST) away from sensitive small-signal nodes.




* TYPICAL PERFORMANCE CHARCTERISTICS

CIN=22uFx4, COUT = 22uFx4, L=1.5uH, RFREQ=270K, TA =+25°C











* TYPICAL PERFORMANCE CHARCTERISTICS


C_{IN}=22uFx4, C_{OUT} = 22uFx4, L=1.5uH, R_{FREQ}=270K, TA =+25°C





Load Transient Response



CH1: SW CH2: VOUT CH4:IL CH1: SW CH2: VOUT CH4:IL










*** PACKAGE OUTLINES**

WQFN 4mmx4mm 20L PACKAGE OUTLINE DIMENSIONS



CVMDOLC	MILLIME	ETERS	INCHES		
SYMBOLS	MIN.	MAX.	MIN.	MAX.	
А	0.70	0.80	0.028	0.031	
A1	0.00	0.05	0.000	0.002	
b	0.20	0.30	0.008	0.012	
Е	3.90	4.10	0.154	0.161	
D	3.90	4.10	0.154	0.161	
E1	0.80	1.00	0.031	0.039	
D1	1.65	1.85	0.065	0.073	
E2	0.80	1.00	0.031	0.039	
D2	1.27	1.47	0.050	0.058	
E3	1.77	1.97	0.070	0.078	
D3	2.60	2.80	0.102	0.110	
е	0.50 BSC		0.020	BSC	
L	0.30	0.50	0.012	0.020	