

# 2x15W Stereo / 1x19W Mono Class-D Audio Amplifier With Built-in Step-up Converter

#### **Features**

- Input voltage 2.9V~12V
- Adjustable boost converter output up to 14V
- Loudspeaker power @12V boost from 8.4V Stereo: 13W/CH into 4Ω @THD+N=1% Stereo: 15W/CH into 4Ω @ <10% THD+N Mono (PBTL):19W/CH into 4Ω @THD+N=10%
- Loudspeaker power @8V boost from 4.2V Stereo: 6W/CH into  $4\Omega$  @THD+N=1% Stereo: 7.5W/CH into  $4\Omega$  @ <10% THD+N Mono (PBTL): 8.7W/CH into  $4\Omega$  @THD+N=10%
- Differential inputs signal
- Fixed gain setting
- Internal oscillator
- Short-Circuit protection with auto recovery option
- Under-Voltage detection
- Over-Voltage protection
- Pop noise and click noise reduction
- Output DC detection for speaker protection
- Filter-Free operation
- Over temperature protection with auto recovery
- Superior EMC performance

#### Applications


- Blue-tooth Box
- Portable Media
- Audio Docking System
- Tablet Personal PC
- Consumer Audio Equipment

#### **Description**

The AD52067 is a high efficiency stereo class-D audio amplifier with built-in boost DC-DC converter. The loudspeaker driver can deliver stereo 15W/CH output power into  $4\Omega$  loudspeaker under 10% THD+N at two-cell Li-ion battery (8.4V).

AD52067 provides parallel BTL (Mono) application also, and it can deliver 19W into  $4\Omega$  loudspeaker at 8.4V supply voltage.

Output DC detection prevents speaker damage from long-time current stress. AD52067 provides superior EMC performance for filter-free application. The output short circuit and over temperature protection include auto-recovery feature.





#### Elite Semiconductor Memory Technology Inc.

#### Simplified Application Circuit



#### Pin Assignments






#### **Pin Description**

NAME	E-LQFP-48L	E-TSSOP-28L	TYP	DESCRIPTION
PVCCL	1	5	Р	High-voltage power supply for left-channel. Right channel and left
				channel power supply inputs are connect internal.
PVCCL	2	5	Р	High-voltage power supply for left-channel. Right channel and left
TVOOL	L	5		channel power supply inputs are connect internal.
	3	7		Shutdown signal for IC (low = disabled, high = operational). Voltage
SD	3	7	1	compliance to AVCC.
				Open drain output used to display short circuit or dc detect fault. Voltage
TALK T	4	N/A	0	compliant to AVCC. Short circuit faults can be set to auto-recovery by
FAULT	4	IN/A	0	connecting FAULTB pin to $\overline{\mathrm{SD}}$ pin. Otherwise, both short circuit faults
				and dc detect faults must be reset by cycling AVCC.
LINP	5	8	I	Positive audio input for left channel.
LINN	6	9	I	Negative audio input for left channel.
GAIN0	7	N/A	I	Gain select least significant bit. Voltage compliance to AVCC.
GAIN1	8	N/A	I	Gain select least significant bit. Voltage compliance to AVCC.
AVCC	9	10	Р	Analog supply.
AGND	10	13	Р	Boost ground pin
VSUPLDO	11	N/A	Р	Boost converter output for internal regulator.
FB	12	11		Receives the feedback voltage from an external resistive
ГD	12	11	I	divider across the output.
SW	10 14 15 16 17	12	0	Must be connected an Inductor from VCC pin to SW pin for
300	13,14,15,16,17	12		boost and rectifying switches.
N.C.	18,19	N/A		Not connected.



# Preliminary



PGND	20,21,22,23,24	2,14,15,16,27	Ρ	Power Switch Ground Pin.
1/00	05	40		A ceramic capacitor of more than 2.2uF requirement
VCC	25	16	Р	between this pin and GND.
VIN	26	17	Р	Must be closely decoupled to GND pin with 470uF*1or greater
VIN	26	17	P	ceramic capacitor.
EN	27	18	Ι	Boost enable pin (high=Enable; low=Disable).
AGND	28	N/A	Р	Analog signal ground. Connect to the thermal pad.
GVDD	29	19	Р	5V regulated output, also used as supply for PLIMIT function.
				Power limit level adjustment. Connect a resistor divider from GVDD to
PLIM	30	N/A	0	GND to set power limit. Give V(PLIMIT) <2.4V to set power limit level.
				Connect to GVDD (>2.4V) or GND to disable power limit function.
RINN	31	20	Ι	Negative audio input for right channel. Biased at 2.5V.
RINP	32	21	Ι	Positive audio input for right channel. Biased at 2.5V.
TEST	33	N/A	Ι	Test mode pin.
PBTL	34	22	1	Parallel BTL mode switch, high for parallel BTL output. Voltage
FDIL	- 54	22	1	compliance to AVCC.
PVCCR	35	24	Р	High-voltage power supply for right-channel. Right channel and left
FVCCK		24	Г	channel power supply inputs are connect internal.
PVCCR	36	24	Р	High-voltage power supply for right-channel. Right channel and left
		24		channel power supply inputs are connect internal.
N.C.	37	N/A		Not connected.
BSPR	38	25	I	Bootstrap I/O for right channel, positive high side FET.
OUTPR	39	26	0	Class-D H-bridge positive output for right channel.
PGND	40	27	Р	Power ground for the H-bridges.
OUTNR	41	28	0	Class-D H-bridge negative output for right channel.
BSNR	42	23	Ι	Bootstrap I/O for right channel, negative high side FET.
BSNL	43	6	Ι	Bootstrap I/O for left channel, negative high side FET.
OUTNL	44	1	0	Class-D H-bridge negative output for left channel.
PGND	45	15		Power ground for the H-bridges.
OUTPL	46	3	Р	Class-D H-bridge positive output for left channel.
BSPL	47	4		Bootstrap I/O for left channel, positive high side FET.
N.C.	48	N/A	0	Not connected.
	Thermal Pad		Р	Must be soldered to PCB's ground plane.

Note:

P: Power or ground pins; I: Input pins; O: Output pins; I/O: The bidirectional pins

# **Ordering Information**

Product ID	Package Packing / MPQ		Comments
	AD52067-26QG28NRT E-TSSOP 28L		Croop
AD52007-20QG26INR I	E-1330P 20L	100 Tubes / Small Box	Green
		50Units / Tube	Green
AD52067-32QG28NRT	E-TSSOP 28L	100 Tubes / Small Box	Green
	E-LQFP 48L	250 Units / Tray	Green
AD52067-00LG48NRY	(7mmX7mm)	2.5K Units / Box (10 Tray)	Green

#### Available Package

Package Type	Device No.	<i>θ</i> <sub>ja</sub> (℃/₩)	θ <sub>jt</sub> (℃/₩)	Ψ <sub>jt</sub> (℃/₩)	Exposed Thermal Pad
E-LQFP-48L (7mmX7mm)	AD52067	22.9	34.9	1.64	Yes (Note1)
E-TSSOP 28L	AD32007	28	27.1	1.33	Yes (Note 1)

Note 1.1: The thermal pad is located at the bottom of the package. To optimize thermal performance, soldering the thermal pad to the PCB's ground plane is suggested.

Note 1.2:  $\mathcal{O}_{JA}$  is measured on a room temperature ( $T_A=25^{\circ}$ ), natural convection environment test board, which is constructed with a thermally efficient, 4-layers PCB (2S2P). The measurement is tested using the JEDEC51-5 thermal measurement standard.

- Note 1.3:  $\mathcal{O}_{JC (top)}$  represents the heat resistance for the heat flow between the chip and the package's top surface. (The junction-to-top thermal resistance is obtained by simulating a cold plate test on the top of the package).
- Note 1.4:  $\Psi_{JC(bottom)}$  represents the heat resistance for the heat flow between the chip and the exposed pad center. (The junction-to-top characterization parameter is extracted from the simulation data to obtain  $\mathcal{O}_{ja}$ ).

#### Marking Information

#### AD52067

• Marking Information ESMT ESMT ESMT AD52067 AD52067-26 AD52067-32 Line 1 : LOGO Tracking Code Tracking Code Tracking Code Line 2 : Product No Date Code Line 3 : Tracking Code Line 4 : Date Code PIN1 DOT PIN1 DOT PIN1 DOT E-TSSOP 28L E-TSSOP 28L E-LQFP 48L



#### Absolute Maximum Ratings

Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
VIN	Supply voltage	VIN	-0.3	16	V
V <sub>I(Boost)</sub>	Interface pin voltage for boost	EN, FB, VCC	-0.3	6	V
	Boost switch pin	LX	-0.3	16	V
PVCC	Class-D supply voltage	PVCCL, PVCCR, AVCC	-0.3	16	V
V <sub>I(Class-D)</sub>	Interface pin voltage	SD, PBTL,	-0.3	16	V
TJ	Operating junction temperature	range	-40	150	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C
R <sub>L</sub>	Minimum Load Resistance	BTL, PBTL	3.2		Ω

## **Recommended Operating Conditions**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
VIN	Supply voltage	VIN	2.9	12	V
PVCC	Class-D supply voltage	PVCCL, PVCCR, AVCC	5	14	V
VIH	High-level input voltage	SD, PBTL	2		V
• 10	nigh-level input voltage	EN	1.2		v
V <sub>IL</sub>	Low-level input voltage	SD, PBTL, EN		0.4	V
T <sub>A</sub>	Operating free-air		-40	85	°C

# **Boost General Electrical Characteristics**

<ul> <li>T<sub>A</sub>=25°C (unless otherwise noted</li> </ul>	$\bullet$	T₄=25°C	(unless	otherwise	noted	)
--	-----------	---------	---------	-----------	-------	---

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
N/	VIN UVLO Threshold	V <sub>IN</sub> rising		2.6		V
	VIN UVLO Threshold	V <sub>IN</sub> falling		2.4		V
Fosc	Operation Frequency	V <sub>FB</sub> =0.5V		500		kH <sub>z</sub>
T <sub>DUTY</sub>	Maximum Duty Cycle			90		%
V <sub>REF</sub>	Reference Voltage			0.6		V
I <sub>LIM</sub>	Current Limit	V <sub>IN</sub> =6V, V <sub>EN</sub> =1.2V		6.5		А
	EN Pull down resistor			800		kΩ



# **Audio General Electrical Characteristics**

PVCC=8V, R<sub>L</sub>=4Ω, T<sub>A</sub>=25°C (unless otherwise noted)

SYMBOL	PARAMETER	CO	NDITION	MIN	TYP	MAX	UNIT
P	Drain-source on-state resistance-High side NMOS	PVCC=8V,	Id=250mA,		220		mΩ
R <sub>DS(on)</sub>	Drain-source on-state resistance-Low side NMOS	TJ=25 °C			220		mΩ
V <sub>os</sub>	Class-D output offset voltage (measured differential)	PVCC=8V Gain=36dB			1.5	15	mV
t <sub>on</sub>	Turn-on time	SD=2V			90		ms
t <sub>OFF</sub>	Turn-off time	SD=0.8V			2		μs
GVDD	Regulator output	I <sub>GVDD</sub> =0.1m	A	4.75	5	5.25	V
fosc	Oscillator frequency			250	310	370	kHz
		GAIN1	GAIN0=0.8V	18	20	22	
		=0.8V	GAIN0=2V	24	26	28	
		GAIN1	GAIN0=0.8V	30	32	34	
		=2V	GAIN0=2V	34	36	38	
G	Gain	For product AD52067-2 only (E-TSS	6QG28NRT	24	26	28	dB
		For product AD52067-3 only (E-TSS	2QG28NRT	30	32	34	


# **Electrical Characteristics and Specifications of Loudspeaker Driver**

# • Stereo Output (BTL Output)

Condition: VIN=4.2V, PVCC boosted to 8V, R<sub>L</sub>=4 $\Omega$ +33uH, Common mode filter=15uH+2.2uF, T<sub>A</sub>=25°C (unless otherwise noted)


SYMBOL	PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
Da	O day to a surray	THD+N=1%, f=1kHz, PVCC=8V		6		14/
Po	Output power	THD+N=10%, f=1kHz, PVCC=8V		7.5		W
	Total harmonic	PVCC=8V, f=1kHz, P <sub>0</sub> =2W		0.13		
THD+N	distortion plus noise	PVCC=8V, f=1kHz, P <sub>o</sub> =5W		0.2		%
SNR	Signal to noise ratio	Maximum output at THD+N<1%, f=1kHz, Gain=20dB, a-weighted		91		dB
Vn	Output integrated noise	F=20Hz ~ 20kHz, Gain=26dB, a-weighted filter,		125		μV
K <sub>SVR</sub>	Power Supply Rejection Ratio	V <sub>ripple</sub> =200mVpp at 1kHz, Gain=26dB, inputs ac-grounded		-70		dB
Crosstalk	Crosstalk	F=1kHz, V <sub>0</sub> =1Vrms, Gain=26dB		-90		dB
Ι <sub>Q</sub>	Quiescent Current	VIN=4.2V, PVCC=8V		30		mA
I <sub>SD</sub>	Shutdown Current	VIN=4.2V, PVCC=8V		45		uA

Note: Po measurement is probed at the terminal on the EVB.




THD + N (%) vs. Output power (80hm+66uH load)





















Preliminary







Efficiency (40hm+33uH load) / 2ch, PVCC boosted to 8V



# **Electrical Characteristics and Specifications of Loudspeaker Driver**


# • Stereo Output (BTL Output)

Condition: VIN=8.4V, PVCC boosted to 12V, R<sub>L</sub>=4 $\Omega$ +33uH, Common mode filter=15uH+2.2uF,T<sub>A</sub>=25°C (unless otherwise noted)

SYMBOL	PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
De	O the standard second	THD+N=1%, f=1kHz, PVCC=12V		13		14/
Po	Output power	THD+N<10%, f=1kHz, PVCC=12V		15		W
	Total harmonic	PVCC=12V, f=1kHz, P <sub>0</sub> =5W		0.2		
THD+N	distortion plus noise	PVCC=12V, f=1kHz, P <sub>o</sub> =10W		0.28		%
SNR	Signal to noise ratio	Maximum output at THD+N<1%, f=1kHz, Gain=26dB, a-weighted		96		dB
Vn	Output integrated noise	F=20Hz ~ 20kHz, Gain=26dB, a-weighted filter,		113		μV
K <sub>SVR</sub>	Power Supply Rejection Ratio	V <sub>ripple</sub> =200mVpp at 1kHz, Gain=20dB, inputs ac-grounded		-70		dB
Crosstalk	Crosstalk	F=1kHz, V <sub>0</sub> =1Vrms, Gain=20dB		-98		dB
Ι <sub>Q</sub>	Quiescent Current	VIN=8.4V, PVCC=12V		26		mA
I <sub>SD</sub>	Shutdown Current	VIN=8.4V, PVCC=12V		90		uA


Note: Po measurement is probed at the terminal on the EVB.






THD + N (%) vs. Output power (40hm+33uH load)

#### THD + N (%) vs. Frequency








Noise



#### Crosstalk








#### **Electrical Characteristics and Specifications of Loudspeaker Driver**


#### Mono Output (PBTL Output)

Condition: VIN=4.2V, PVCC boosted to 8V, R<sub>L</sub>=4 $\Omega$ +33uH, Common mode filter=15uH+2.2uF, T<sub>A</sub>=25°C (unless otherwise noted)

SYMBOL	PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
		THD+N=1%, f=1kHz, PVCC=8V		7		14/
Po	Output power	THD+N=10%, f=1kHz, PVCC=8V		8.7		W
THD+N	Total harmonic	PVCC=8V,f=1kHz, P <sub>0</sub> =6W		0.2		%
	distortion plus noise	PVCC=8V,f=1kHz, P <sub>0</sub> =3W		0.15		/0
SNR	Signal to noise ratio	Maximum output at THD+N<1%, f=1kHz,		91		dB
JINIX		Gain=20dB, a-weighted		31		uD
Vn	Output integrated noise	F=20Hz ~ 20kHz, Gain=20dB, a-weighted		131		μV
• 11		filter, $R_L=8\Omega$				μι
K <sub>SVR</sub>	Power Supply Rejection Ratio	V <sub>ripple</sub> =200mVpp at 1kHz, Gain=20dB, inputs ac-grounded		-70		dB
Ι <sub>Q</sub>	Quiescent Current	VIN=4.2V, PVCC=8V		30		mA
I <sub>SD</sub>	Shutdown Current	VIN=4.2V, PVCC=8V		45		uA


Note: Po measurement is probed at the terminal on the EVB.








Noise




#### DR









# **Electrical Characteristics and Specifications of Loudspeaker Driver**


# • Mono Output (PBTL Output)

Condition: VIN=8.4V, PVCC boosted to 12V, R<sub>L</sub>=4 $\Omega$ +33uH, Common mode filter=15uH+2.2uF, T<sub>A</sub>=25°C (unless otherwise noted)

SYMBOL	PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
		THD+N=1%, f=1kHz, PVCC=12V		16		14/
Po	Output power	THD+N=10%, f=1kHz, PVCC=12V		19		W
THD+N	Total harmonic	PVCC=12V, f=1kHz, P <sub>0</sub> =5W		0.18		0/
	distortion plus noise	PVCC=12V, f=1kHz, P <sub>0</sub> =10W		0.26		%
SNR Signal to noise ratio		R Signal to noise ratio Maximum output at THD+N<1%, f=1kHz, Gain=20dB, a-weighted		97		dB
K <sub>SVR</sub>	Power Supply Rejection Ratio	V <sub>ripple</sub> =200mVpp at 1kHz, Gain=20dB, inputs ac-grounded		-70		dB
Ι <sub>Q</sub>	Quiescent Current	VIN=8.4V, PVCC=12V		26		mA
I <sub>SD</sub>	Shutdown Current	VIN=8.4V, PVCC=12V		90		uA

Note: Po measurement is probed at the terminal on the EVB.


THD + N (%) vs. Output po	ower (4ohm+33uH load)
---------------------------	-----------------------






Preliminary

Noise




#### DR






# Efficiency (40hm+33uH load) , PVCC boosted to 12V





#### **Functional Block Diagram**



#### **Boost Converter Operation Description**

#### • Detailed Description

The AD52067 with a current mode boost converter. The constant switching frequency is 500kHz and operates with pulse width modulation (PWM). The control loop architecture is peak current mode control; therefore slope compensation circuit is added to the current signal to allow stable operation for duty cycles larger than 50%.

#### • Soft Start

Soft start circuitry is integrated into AD52067 to avoid inrush current during power on. After the IC is enabled, the output of error amplifier is clamped by the internal soft-start function, which causes PWM pulse width increasing slowly and thus reducing input surge current.

#### • Over Temperature Protection

AD52067 will turn off the power MOSFET automatically when the internal junction temperature is over 160°C. The power MOSFET wake up when the junction temperature drops 30°C under the OTP threshold temperature.

#### • Over Voltage Protection

The AD52067 has output over-voltage protections. The thresholds output OVP circuit minimum  $118\% \times VOUT$ , respectively. Once the output voltage is higher than the threshold, the NMOS driver is turned off. When the output voltage drops lower than the threshold, the NMOS will be turned on again.

#### • Over Current Protection

The AD52067 cycle-by-cycle limits the peak inductor current to protect NMOS driver. The NMOS driver will turn off when switching current reaches OCP level.

#### Audio Operation Description

#### • Gain settings

The gain of the AD52067 is set by two input pins, GAIN0 and GAIN1. By varying input resistance in AD52067, the various volume gains are achieved. The respective volume gain and input resistance are listed in Table 1. However, there is 20% variation in input resistance from production variation.

GAIN1	GAIN0	Volume Gain (dB)	Input Resistance, $R_{in}$ (k $\Omega$ )
0	0	20	60
0	1	26	30
1	0	32	15
1	1	36	9

Table 1. Volume gain and input impedance

#### • Shutdown (SD) control

Pulling  $\overline{sD}$  pin low will let AD52067 operate in low-current state for power conservation. The AD52067 outputs will enter mute once  $\overline{sD}$  pin is pulled low, and regulator will also disable to save power. If let  $\overline{sD}$  pin floating, the chip will enter shutdown mode because of the internal pull low resistor. For the best power-off performance, place the chip in the shutdown mode in advance of removing the power supply.

#### • DC detection

AD52067 has dc detection circuit to protect the speakers from DC current which might be occurred as input capacitor defect or inputs short on printed circuit board. The detection circuit detects first volume amplifier stage output, when both differential outputs' voltage become higher than a determined voltage or lower than a determined voltage for more than 420ms, the dc detect error will occur and report to  $\overline{FAULT}$  pin. At the same time, loudspeaker drivers of right/left channel will disable and enter Hi-Z. This fault can not be cleared by cycling  $\overline{SD}$ , it is necessary to cycle the PVCC supply.

The minimum differential input voltages required to trigger the DC detect function are shown in table2. The input voltage must keep above the voltage listed in the table for more than 420msec to trigger the DC detect fault. The equivalent class-D output duty of the DC detect threshold is listed in table3.

AV (dB)	Vin (mV, differential)	
20	250	
26	125	
32	63	
36	35	

#### Table 3. Output DC Detect Duty (for Either Channel)

PVCC (V)	Output Duty Exceeds
8	20.8%
12	20.8%

# • Thermal protection

If the internal junction temperature is higher than 150°C, the outputs of loudspeaker drivers will be disabled and at low state. The temperature for AD52067 returning to normal operation is about 125°C. The variation of protected temperature is about 10%.

# • Short-circuit protection

To protect loudspeaker drivers from over-current damage, AD52067 has built-in short-circuit protection circuit. When the wires connected to loudspeakers are shorted to each other or shorted to PGND or to PVCC, overload detectors may activate. Once one of right and left channel overload detectors are active, the amplifier outputs will enter a Hi-Z state and the protection latch is engaged. The short protection fault is reported on  $\overline{FAULT}$  pin as a low state. The latch can be cleared by reset  $\overline{SD}$  or power supply cycling.

The short circuit protection latch can have auto-recovery function by connect the  $\overline{FAULT}$  pin directly to  $\overline{SD}$  pin. The latch state will be released after 420msec, and the short protection latch will re-cycle if output overload is detected again.

# • Under-voltage detection

When the PVCC voltage is lower than 4V, loudspeaker drivers of right/left channel will be disabled and kept at low state. Otherwise, AD52067 return to normal operation.



# Power limit function

The voltage at PLIMIT pin can used to limit the power of first gain control amplifier output. Add a resistor divider from GVDD to ground to set the voltage V<sub>PLIMIT</sub> at the PLIMIT pin. The voltage V<sub>PLIMIT</sub> sets a limit on the output peak-to-peak voltage. PLIMIT is adjustable from 1.33V~2.5V.

For normal BTL operation (Stereo) and PBTL (Mono) operation:

$$Po@1\% = \frac{\left[\frac{2.5V - P_{LIMIT}}{2.1V + 0.81 \times P_{LIMIT}} \times 2 \times PVDD \times (1.23 - 0.0076 \times PVDD)\right]^{2}}{2 \times R_{I}}$$

 $Po @ 10\% = (Po @ 1\%) \times (1.2 + 0.02 \times PVDD)$ 

Connect PLIMIT pin to ground or GVDD to disable power limit function. The output variation during power limit feature enable may have +-20% variation due to process window.

# • PBTL (Mono) function

AD52067 provides the application of parallel BTL operation with two outputs of each channel connected directly. If the PBTL pin is tied high, the positive and negative outputs of left and right channel are synchronized and in phase. Apply the input signal to the RIGHT channel input in PBTL mode and let the LEFT channel input grounded, and place the speaker between the LEFT and RIGHT outputs. The output swing is doubled of that in normal mode. See the application circuit example for PBTL (Mono) mode operation. For normal BTL (Stereo) operation, connect the PBTL pin to ground.

#### **Boost Converter Application information**

#### Inductor Selection

Inductance value is decided based on different condition. 3.3uH to 6.8µH inductor value is recommended for general application circuit. There are three important inductor specifications, DC resistance, saturation current and core loss. Low DC resistance has better power efficiency.

# Capacitor Selection

The output capacitor is required to maintain the DC voltage. Low ESR capacitors are preferred to reduce the output voltage ripple. Ceramic capacitor of X5R and X7R are recommended, which have low equivalent series resistance (ESR) and wider operation temperature range.

#### Diode Selection

Schottky diodes with fast recovery times and low forward voltages are recommended. Ensure the diode average and peak current rating exceed the average output current and peak inductor current. In addition, the diode's reverse breakdown voltage must exceed the output voltage.

# • Output Voltage Setting

The output voltage of AD52067 can be adjusted by a resistive divider according to the following formula:

$$V_{OUT} = V_{REF} * \left(1 + \frac{R_1}{R_2}\right) = 0.6 * \left(1 + \frac{R_1}{R_2}\right)$$

The resistive divider senses the fraction of the output voltage as shown in Figure.1 Using large feedback resistor can increase efficiency, but too large value affects the device's output accuracy because of leakage current going into device's FB pin. The recommended value for R2 is therefore in the range of 10~20K $\Omega$ .





Figure.1 The resistive divider senses the fraction of the output voltage

## Audio Application information

# Input capacitors (C<sub>in</sub>)

The performance at low frequency (bass) is affected by the corner frequency ( $f_c$ ) of the high-pass filter composed of input resistor ( $R_{in}$ ) and input capacitor ( $C_{in}$ ), determined in equation (2). Typically, a  $0.1\mu$ F or  $1\mu$ F ceramic capacitor is suggested for  $C_{in}$ . The resistance of input resistors is different at different gain setting. The respective gain and input resistance are listed in Table 1 (shown at GAIN SETTING). However, there is 20% variation in input resistance from production variation.



#### • Ferrite Bead selection

If the traces from the AD52067 to speaker are short, the ferrite bead filters can reduce the high frequency emissions to meet FCC requirements. A ferrite bead that has very low impedance at low frequency and high impedance at high frequency (above 1MHz) is recommended. The impedance of the ferrite bead can be used along with a small capacitor with a value around 1000pF to reduce the frequency spectrum of the signal to an acceptable level.




Figure 2. Typical Ferrite Bead Filter

# • Output LC Filter

If the traces from the AD52067 to speaker are not short, it is recommended to add the output LC filter to eliminate the high frequency emissions. Figure 3 shows the typical output filter for  $8\Omega$  speaker with a cut-off frequency of 27 kHz and Figure 4 shows the typical output filter for  $4\Omega$  speaker with a cut-off frequency of 27 kHz.




Figure 3. Typical LC Output Filter for  $8\Omega$  Speaker




Figure 4. Typical LC Output Filter for  $4\Omega$  Speaker

# • Power supply decoupling capacitor (Cs)

Because of the power loss on the trace between the device and decoupling capacitor, the decoupling capacitor should be placed close to PVCC and PGND to reduce any parasitic resistor or inductor. A low ESR ceramic capacitor, typically 1000pF, is suggested for high frequency noise rejection. For mid-frequency noise filtering, place a capacitor typically  $0.1\mu$ F or  $1\mu$ F as close as possible to the device PVCC leads works best. For low frequency noise filtering, a  $100\mu$ F or greater capacitor (tantalum or electrolytic type) is suggested.





Figure 5. Recommended Power Supply Decoupling Capacitors.

# Application Circuit Example


• Application circuit for Stereo (BTL) mode configuration and Single-Ended Input



Note 2: These resistances must be connected to ground, resistance=1Kohm.

# Application Circuit Example

• Application circuit for Stereo (BTL) mode configuration and Single-Ended Input




Note 2: These resistances must be connected to ground, resistance=1Kohm.

ESMT

# **Application Circuit Example**

• Application circuit for Mono (parallel BTL) mode configuration and Single-Ended Input




Note 2: These resistances must be connected to ground, resistance=1Kohm.

Note 3: Be noted that input should be applied on R-channel only for Mono application.

ESMT

# Application Circuit Example

• Application circuit for Mono (parallel BTL) mode configuration and Single-Ended Input




*Note 2: These resistances must be connected to ground, resistance=1Kohm.* 

Note 3: Be noted that input should be applied on R-channel only for Mono application.



# Package Dimensions

• E-TSSOP 28L



SIDE VIEW

Symbol	Dimension in mm		
Symbol	Min	Max	
А		1.20	
A1	0.05	0.15	
b	0.19	0.30	
С	0.09	0.20	
D	9.60	9.80	
E	4.30	4.50	
E1	6.30	6.50	
е	0.65 BSC		
Ĺ	0.45 0.75		


Exposed pad			
	Dimension in mm		
Option 1	Min Max		
D2	4.75	5.25	
E2	E2 2.56 2.97		



# Preliminary

#### Package Dimensions

• E-LQFP 48L (7x7mm)



SIDE VIEW



	Dimension in mm	
	Min	Max
D2	4.31	5.21
E2	4.31	5.21

Course la sel	Dimension in mm		
Symbol	Min	Max	
А		1.60	
A1	0.05	0.15	
b	0.17	0.27	
С	0.09	0.20	
D	6.90	7.10	
D1	8.90	9.10	
Е	6.90	7.10	
E1	8.90	9.10	
e	0.50 BSC		
L	0.45	0.75	



# **Revision History**

Revision	Date	Description
0.1	2016.11.14	Draft version.
0.2	2016.12.16	Modify measurement data (with LC filter performance) base on MP sample.



# **Important Notice**

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.