1.3MHz 1.5A, Synchronous Step-Down Regulator

General Description

EML3416 is designed with high efficiency step down DC/DC converter for portable devices applications. It features with extreme low quiescent current with no load which is the best fit for extending battery life during the standby mode. The device operates from 2.5V to 5.5V input voltage and up to 1.5A output current capability. High 1.3MHz internal frequency makes small surface mount inductors and capacitors possible and reduces overall PCB board space. Further, build-in synchronous switch makes external Schottky diode is no longer needed and efficiency is improved. EML3416 is designed base on pulse width modulation (PWM) for low output voltage ripple and fixed frequency noise, low dropout mode provides 100% duty cycle operation. Low reference voltage is designed for achieving regulated output down to 0.6V.

The device is available in an adjustable version and TDFN-8 package.

Features

- Achieve 95% efficiency
- Input Voltage: 2.5V to 5.5V
- Output Current up to 1.5A
- Reference voltage 0.6V
- Quiescent Current 240 μ A with No Switching
- Internal switching frequency 1.3MHz
- No Schottky Diode needed
- Low Dropout Operation: 100% Duty Cycle
- Shutdown current < 1 μ A
- Excellent Line and Load Transient Response
- Over-current and Over-temperature Protection

Applications

- Blue-Tooth devices
- Cellular and Smart Phones
- Personal multi-media Player (PMP)
- Wireless networking
- Digital Still Cameras
- Portable applications

Typical Application (adjustable)




Fig. 1





Fig. 2

Connection Diagram

TDFN-8 Package



Order information

EML3416-00FF08NRR

50 5.0V Operation FF08 TDFN-8 Package

NRR Green (RoHS & Halogen Free)

Commercial Grade Temperature


Rating: -40 to 85°C

Package in Tape & Reel

Order, Marking & Packing Information

Product ID	Package	Vout (V)	Marking	Packing
EML3416-00FF08NRR	TDFN-8	adjustable	VSS_CLN 2 WSS_CLN 2 WSS_CLN 2 WSS_CN 2 WSS	5Kpcs Tape & Reel

Package configuration



Pin Functions

Pin #	Pin Name	Function		
	V_{FB}	Feedback Pin. Receives the feedback voltage from an external resistive divider		
1	(Adjustable)	across the output.		
'	V _{OUT}	Output Voltage Pin. An internal resistive divider divides the output voltage down for		
	(Fixed voltage)	comparison to the internal reference voltage.		
2	VSS_CLN	Analog Ground Pin.		
3	VSS_PWR	Power Ground Pin.		
	SW	Switch Pin. Must be connected to Inductor. This pin connects to the drains of the		
4	344	internal main and synchronous power MOSFET switches.		
5, 6	V _{IN PWR}	Power Input Pin. Must be closely decoupled to GND pin with a 4.7µF or greater		
5, 6	V IN_PWR	ceramic capacitor.		
7	V	Analog Input Pin. Must be closely decoupled to GND pin with a 4.7µF or greater		
,	$V_{\text{IN_CLN}}$	ceramic capacitor.		
		Enable Pin. Minimum 1.2V to enable the device. Maximum 0.4V to shut down the		
8	EN	device. Do not leave this pin floating and enable the chip after Vin is in the input		
		voltage range.		
Exposed pad		Connect to Ground.		



Absolute Maximum Ratings

Devices are subjected to failure if they stay above absolute maximum ratings.

Input Voltage 0.3V to 6V
EN, V_{FB} Voltages -0.3V to V_{IN}
SW Voltage $-0.3V$ to $(V_{IN} + 0.3V)$
PMOS Switch Source Current (DC) 2A
NMOS Switch Sink Current (DC) 2A
Peak Switch Sink and Source Current 3.5A

Operating Temperature Range	,C
Junction Temperature (Notes 1, 3) 1259	°C
Storage Temperature Range 65°C to 150°	'nС
Lead Temperature (Soldering, 5 sec) 260°	°C
ESD Susceptibility HBM 2k	(V
MM 200	VC

Thermal data

Thermal resistance	Parameter	Value	
heta JA	Junction-ambient	55°C/W	
heta JC	Junction-case	10°C/W	

Electrical Characteristics

The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are T_A = 25°C. V_{IN} = 5V unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
I _{VFB}	Feedback Current					±100	nA
.,		T _A = 25°C		0.588	0.6	0.612	.,
V_{FB}	Regulated Feedback Voltage	-40°C ≤ T _A ≤ 85°C	•	0.585	0.6	0.615	V
V _{OUT} %	Output Voltage Accuracy		•	-3		3	%
ΔV_{FB}	Reference Voltage Line Regulation	V _{IN} = 2.5V to 5.5V	•			0.4	%/V
A 1/	Outrant Outrant allegate	$\Delta V_{OVL} = V_{OVL} - V_{FB}$, EML3416		20	50	80	mV
ΔV_{OVL}	Output Over-voltage Lockout	$\Delta V_{OVL} = V_{OVL} - V_{OUT}$, EML3416-Fixed		2.5	7.8	13	%
ΔV_{OUT}	Output Voltage Line Regulation	V _{IN} = 2.5V to 5.5V	•		0.2	0.4	%/V
I _{PK}	Peak Inductor Current	$V_{IN} = 3V$, $V_{FB} = 0.5V$ or $V_{OUT} = 90\%$,			2.4		Α
.1 K	. calcinaconor conom	Duty Cycle < 35%					
V_{LOADREG}	Output Voltage Load Regulation	Iout=10mA to 1.5A			0.2		%/A
	Quiescent Current (Note 2)	$V_{FB} = 0.5V \text{ or } V_{OUT} = 90\%$			240	340	μΑ
Is	Shutdown	$V_{EN} = 0V$, $V_{IN} = 4.2V$			0.1	1	μΑ
fosc	Oscillator Frequency	$V_{FB} = 0.6V \text{ or } V_{OUT} = 100\%$	•	1.04	1.30	1.56	MHz
R _{PFET}	R DS(ON) OF PMOS	I _{sw} = 750mA			0.18		Ω
R _{NFET}	R DS(ON) of NMOS	$I_{SW} = -750$ mA			0.16		Ω
I _{LSW}	SW Leakage	$V_{EN} = 0V$, $V_{SW} = 0V$ or $5V$, $V_{IN} = 5V$				±1	μΑ
	Enable Threshold		•	1.2			٧
V _{EN}	Shutdown Threshold		•			0.4	٧
I _{EN}	EN Leakage Current		•			±1	μΑ

Note 1: T_J is a function of the ambient temperature T_A and power dissipation P_D ($T_J = T_A + (P_D)(55^{\circ}C/W)$)


Note 2: Dynamic quiescent current is higher due to the gate charge being delivered at the switching frequency.

Note 3: This IC is build-in over-temperature protection to avoid damage from overload conditions.


Publication Date: Jan. 2011 Revision: 7.3

4/16


Typical Performance Characteristics

















PMOS R_{DS(ON)} vs Temperature




NMOS R_{DS(ON)} vs Temperature




PMOS R_{DS(ON)} vs Supply Voltage




NMOS R_{DS(ON)} vs Supply Voltage



Dynamic Supply Current vs Temperature



Dynamic Supply Current vs Supply Voltage



Switching Frequency vs Temperature


Switching Frequency vs Supply Voltage

1.50 1.50 Vin=5.0V T_=25°C 1.45 1.45 SWITCHING FREQUENCY (MHz) 1.40 1.40 SWITCHING FREQUENCY (MHz) 1.35 1.35 1.30 1.30 1.25 1.25 1.20 1.20 1.15 1.15 1.10 1.10 2 2.5 3.5 4.5 -50 50 75 100 125 150 INPUT VOLTAGE (V) TEMPERATURE (°C) Start-up From Shutdown Start-up From Shutdown ΕN ΕN RUN RUN 2V/DIV 2V/DIV V_{OUT} 1V/DIV V_{OUT} 1V/DIV I_L 1A/DIV 1A/DIV V_{IN}=5V VIN=5V $V_{OUT}=1.2V$ $I_{LOAD}=1.5A$ $(0.8\Omega R)$ M 100µs 625MS/s A Ch1 / 1.72Y V_{OUT}=1.2V M 200µs 50.0MS/s A Ch1 / 1.72Y I_{LOAD}=10mA (120Ω R) **Load Step** Load Step V_{OUT} 100mV/DIV 100mV/DIV AC COUPLED AC COUPLED 500mA/DIV 500mA/DIV I_{LOAD} 500mA/DIV I_{LOAD} 500mA/DIV M 20.0µs 250MS/s 4.0ns/pt A 0h3 - 770mA

 $V_{\text{IN}}\!\!=\!3.3\text{V},\,V_{\text{OUT}}\!\!=\!1.5\text{V},\,I_{\text{LOAD}}\!\!=\!\!500\text{mA}$ to 1A

 $V_{\text{IN}}\!\!=\!\!5.0\text{V},\,V_{\text{OUT}}\!\!=\!\!2.5\text{V},\,I_{\text{LOAD}}\!\!=\!\!500\text{mA}$ to 1A


Functional Block Diagram



Applications

The typical application circuit of adjustable version is shown in Fig.1.

Fixed voltage version is shown below:



Inductor Selection

Basically, inductor ripple current and core saturation current are two factors considered to decide the Inductor value.

$$\Delta I_{L} = \frac{1}{f \cdot L} V_{OUT} \left(1 - \frac{V_{OUT}}{V_{IN}} \right)$$
 Eq. 1

The Eq. 1 shows the inductor ripple current is a function of frequency, inductance, Vin and Vout. It is recommended to set ripple current to 40% of max. load current. A low ESR inductor is preferred.

C_{IN} and C_{OUT} Selection

A low ESR input capacitor can prevent large voltage transients at V_{IN} . The RMS current of input capacitor is required larger than I_{RMS} calculated by:

$$I_{\text{RMS}} \cong I_{\text{OMAX}} \frac{\sqrt{V_{\text{OUT}}(V_{\text{IN}} - V_{\text{OUT}})}}{V_{\text{IN}}}$$
 Eq. 2

ESR is an important parameter to select C_{OUT} . The output ripple V_{OUT} is determined by:

$$\Delta V_{OUT} \cong \Delta I_{L} \left(ESR + \frac{1}{8 \cdot f \cdot C_{OUT}} \right)$$
 Eq. 3

Higher values, lower cost ceramic capacitors are now available in smaller sizes. These ceramic capacitors have high ripple currents, high voltage ratings and low

ESR that make them ideal for switching regulator applications. Optimize very low output ripple and small circuit size is doable from Cout selection since Cout does not affect the internal control loop stability. It is recommended to use the X5R or X7R which have the best temperature and voltage characteristics of all the ceramics for a given value and size.

Output Voltage (EML3416 adjustable)


In the adjustable version, the output voltage can be determined by:

$$V_{OUT} = 0.6 V \left(1 + \frac{R_2}{R_1} \right)$$
 Eq. 4

Short Circuit Behavior

EML3416 has over-current and over-temperature protection. Over-current protection cycle by cycle limits P-driver FET current to prevent inductor current from losing control. Over-temperature protection function turns off driver FETs when junction temperature is high and recovers to normal operation after it is cool enough. When EML3416 is used to transfer Vin=5V to Vout=1.2V, shorting Vout to ground makes over-current and over-temperature protection active. The waveform is shown as the following diagram.

Short Circuit Response



Thermal Considerations

Although thermal shutdown is build-in in EML3416 that protect the device from thermal damage, the total power dissipation that EML3416 can sustain should be base on the package thermal capability. The formula to ensure the safe operation is shown in Note 1.

To avoid the EML3416 from exceeding the maximum junction temperature, the user will need to do some thermal analysis.


Guidelines for PCB Layout

To ensure proper operation of the EML3416, please note the following PCB layout guidelines:

- 1. The GND trace, the SW trace and the V_{IN} trace should be kept short, direct and wide.
- 2. V_{FB} pin must be connected directly to the feedback resistors. Resistive divider R_1/R_2 must be connected and parallel to the output capacitor C_{OUT} .
- 3. The Input capacitor C_{IN} must be connected to pin V_{IN} as closely as possible.
- 4. Keep SW node away from the sensitive V_{FB} node since this node is with high frequency and voltage swing.
- 5. Keep the (-) plates of C_{IN} and C_{OUT} as close as possible.
- Connect all analog grounds to a common node and connect the common node to power ground through an independent path.

Self-Enable Application

A self-enable function could be used when EML3416 is connected as the following diagram:




The resistor ratio R3:R4=1:1.5 is recommended.

Output Voltage Ripple When VIN Closes To Vout

EML3416 goes into LDO mode when input voltage closes to output voltage. The transition from PWM mode to LDO mode is smooth. Bottom diagram shows the relationship of output voltage ripple versus input voltage when output voltage is 3.3V and EML3416 provides 200mA load current.

Vout Ripple When VIN Closes To Vout



Design Example

Assume the EML3416 is used in a single lithium-ion battery-powered application. The $V_{\rm IN}$ range will be about 2.7V to 4.2V. Output voltage is 1.8V.

With this information we can calculate L using equation:

$$L = \frac{1}{f \cdot \Delta I_{L}} V_{OUT} \left(1 - \frac{V_{OUT}}{V_{IN}} \right)$$

Substituting V_{OUT} = 1.8V, V_{IN} = 4.2V, ΔI_L = 600mA and f = 1.3MHz in eq. 1 gives:

$$L = \frac{1.8V}{1.3MHz \cdot 600mA} \left(1 - \frac{1.8V}{4.2V}\right) = 1.32uH$$

A 1.5 μ H inductor could be chose with this application. A greater inductor with less equivalent series resistance makes best efficiency. C_{IN} will require an RMS current rating of at least $I_{LOAD(MAX)}/2$ and low ESR. In most cases, a ceramic capacitor will satisfy this requirement.

Recommended Components

Supplier	Inductance (uH)	I _{sat} (A)	DCR_{max} (m Ω)	Dimensions (mm)	Part Number
Coilcraft	1.5	14	13	12.3 x 12.3 x 6	MSS1260-152NLB


Supplier	Capacitance (uF)	Package	Part Number	
YAGEO	4.7	0805	CC0805KKX5R6BB475	
TAIYO YUDEN	22	1812	EMK432BJ226KM-T	


Publication Date: Jan. 2011 Revision: 7.3


11/16

Application (Continued)

Typical schematic for PCB layout









Package Information

TDFN-8





	COMMON					
SYMBOL	DIMEN	sions mii	LLIMETER	DIMENSIONS INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α	0.70	0.75	0.80	0.028	0.030	0.031
А3	0.203 BSC			0.008 BSC		
b	0.25	0.30	0.35	0.010	0.012	0.014
D	3.00 BSC			0.118BSC		
D2	1.60	-	2.50	0.063	-	0.098
Е	3.00 BSC				0.118BSC	
E2	1.35	-	1.75	0.053	-	0.069
е	0.650 BSC				0.026 BSC	
L	0.30	0.40	0.50	0.012	0.016	0.020

Revision History

Revision	Date	Description
7.0	2009.03.18	EMP transferred from version 6.4
7.1	2010.06.02	To revise circuitry
7.2	2010.09.30	Package dimension update
7.3	2011.01.28	Revise electrical characteristics(VEN)

Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.

Publication Date: Jan. 2011 Revision: 7.3 16/16