

2x30W Stereo / 1x60W Mono Digital Audio Amplifier With 36 Bands EQ Functions

Features

- 16/18/20/24-bits input with I²S, Left-alignment and Right-alignment data format
- Multiple sampling frequencies (Fs) 8kHz and 32kHz / 44.1kHz / 48kHz and 64kHz / 88.2kHz / 96kHz and 128kHz / 176.4kHz / 192kHz
- System clock = 64x, 128x, 192x, 256x, 384x, 512x, 576x, 768x, 1024x Fs MCLK system:
 - 256x~4096x Fs for 8kHz
 - 64x~1024x Fs for 32kHz / 44.1kHz / 48kHz
 - 64x~512x Fs for 64kHz / 88.2kHz / 96kHz
- 64x~256x Fs for 128kHz / 176.4kHz / 192kHz BCLK system:
- 64xFs for 32kHz / 44.1kHz / 48kHz
- 64xFs for 64kHz / 88.2kHz / 96kHz
- 64xFs for 128kHz / 176.4kHz / 192kHz
- Supply voltage
 1.8V or 3.3V for digital I/O
 3.3V for analog circuit and headphone driver
 4.5V~26V for loudspeaker driver
- Speaker or headphone out selection
- Line-driver maximum output swing into 10kΩ
 2Vrms at 3.3V supply voltage
- Headphone output power
 25mW x 2ch into 32Ω @ 0.1% THD+N
- Speaker output power
 30W x 2ch into 8Ω @ <1% THD+N@24V
- Sound processing including : 36 bands parametric speaker EQ Volume control (+24dB~-103dB, 0.125dB/step) Dynamic range control Three Band plus post Dynamic range control Power Clipping Programmed 3D surround sound Channel mixing Noise gate with hysteresis window Bass/Treble tone control DC-blocking high-pass filter Pre-scale/post-scale Virtual Bass/exciter

Dynamic bass

- Anti-pop design
- Level meter and power meter
- I²S output with selectable audio DSP point
- Supports I²C control without clock
- I²C control interface with selectable device address
- Internal PLL
- Support initial EEPROM setting
- Protection

OCP
OVP
UVP
OTP

- DCP
- Closed-loop structure with good PSRR

Applications

- Boom-box, CD and DVD receiver, docking system
- Powered speaker
- Wireless audio
- Al speaker


Description

AD85050 is a digital audio amplifier capable of driving. a pair of 8Ω ,30W or a single 4Ω ,60W speaker output. In headphone output mode, it can delivered 25mW into 32Ω load for head phone output.

AD85050 provides advanced audio processing functions, such as volume control, 36 EQ bands, audio mixing, 3D surround sound and Dynamic Range Control (DRC). These are fully programmable via a simple I²C control interface. Robust protection circuits are provided to protect AD85050 from damage due to accidental erroneous operating condition. The full digital circuit design of AD85050 is tolerant of noise and PVT (Process, Voltage, and Temperature) variation. AD85050 is pop free during instantaneous power on/off or mute/shut down switching because of its robust built-in anti-pop circuit.

Elite Semiconductor Memory Technology Inc.

Pin Assignment



PIN	NAME	TYPE	DESCRIPTION	CHARACTERISTICS
1	AMP_SDB	I	Shut down for AMP, low active.	
2	FAULTB	0	Open drain output used to display short circuit or dc detect fault. Voltage compliant to AVCC. Otherwise, both short circuit faults and dc detect faults must be reset by cycling AVCC.	
3	LINP	Ι	Positive audio input for left channel.	
4	LINN	I	Negative audio input for left channel.	
5	AVCC	Р	Analog supply.	
6	SDZ	0	Shut down control for AMP.	
7	DAC_OUTA	0	Analog output from DAC A channel.	
8	AVDD	Р	Power supply for analog circuit, 3.3V	
9	AGND	Р	Ground for analog circuit.	
10	SDA	I/O	I ² C bi-directional serial data.	Schmitt trigger TTL input buffer
11	SCL	I	I ² C serial clock input.	Schmitt trigger TTL input buffer

Elite Semiconductor Memory Technology Inc.

Publication Date: Mar. 2019 Revision: 0.06 2/100 **ESMT**

12	HP_SPK	I	Head phone and speaker switch.	Schmitt trigger TTL input buffer
13	GPIO0	I/O	General purpose digital input and output. port 0.	Schmitt trigger TTL input buffer
14	SA1	I	l ² C select address 1.	Schmitt trigger TTL input buffer
15	MCLK	I	Master clock input.	Schmitt trigger TTL input buffer.
16	BCLK	I	Bit clock input (64Fs).	Schmitt trigger TTL input buffer.
17	SDATA	I	Serial audio data input.	Schmitt trigger TTL input buffer
18	LRCIN	I	Left/Right clock input (Fs).	Schmitt trigger TTL input buffer.
19	SA0	I	l ² C select address 0.	Schmitt trigger TTL input buffer
20	TEST	I	This pin must connect to GND.	
21	VREG	0	1.8V Regulator voltage output.	
22	DGND	Р	Digital Ground.	
23	DVDD	Р	Digital I/O power, 1.8V or 3.3V.	
24	HVDD	Р	Supply voltage for headphone driver, 3.3V.	
25	СР	0	Charge-pump flying capacitor positive terminal.	
26	GND	Р	Power ground.	
27	CN	0	Charge-pump flying capacitor negative terminal.	
28	HVSS	Р	Negative supply voltage for headphone driver.	
29	N.C.		Not connected.	
30	DAC_OUTB	0	Analog output from DAC B channel.	
31	GVDD	0	5V regulated output, also used as supply for PLIMIT function.	
32	GND	Р	Power ground.	
33	RINN	I	Negative audio input for right channel.	
34	RINP	I	Positive audio input for right channel.	
35	N.C.	I	Not connected.	
36	PBTL	I	Parallel BTL mode switch, high for parallel BTL output. Voltage compliance to AVCC.	
37	PVCCR	Ρ	High-voltage power supply for right-channel. Channel power supply inputs are connected in chip internally.	
38	BSPR	0	Bootstrap I/O for right channel, positive high side FET	

Elite Semiconductor Memory Technology Inc.

Publication Date: Mar. 2019Revision: 0.063/100

ESMT

39	OUTPR	0	Class-D H-bridge positive output for right channel	
40	PGNDR	Р	Power ground for the H-bridges.	
41	OUTNR	0	Class-D H-bridge negative output for right channel.	
42	BSNR	0	Bootstrap I/O for right channel, negative high side FET.	
43	BSNL	0	Bootstrap I/O for left channel, negative high side FET.	
44	OUTNL	0	Class-D H-bridge negative output for left channel.	
45	PGNDL	Р	Power ground for the H-bridges.	
46	OUTPL	0	Class-D H-bridge positive output for left channel.	
47	BSPL	0	Bootstrap I/O for left channel, positive high side FET.	
48	PVCCL	Р	High-voltage power supply for left-channel. Left channel and Right channel power supply inputs are connected in chip internally.	