

1MHz 3A, Synchronous Step-Down Regulator

General Description

EML3321 is a high efficiency step down DC/DC converter. It features an extremely low quiescent current, which is suitable for reducing standby power consumption, especially for portable applications.

The device can accept input voltage from 2.6V to 5.5V and deliver up to 3A output current. High 1MHz switching frequency allows the use of small surface mount inductors and capacitors to reduce overall PCB board space. Furthermore, the built-in synchronous switch improves efficiency and eliminates external Schottky diode. EML3321 uses different modulation modes for various loading conditions: (1) Pulse Width Modulation (PWM) for low output voltage ripple and fixed frequency noise, (2) Pulse Frequency Modulation (PSM) for improving light load efficiency. In addition EML3321 also build in short circuit and over voltage protection.

The adjustable version of this device is available in SOT-23-6L and TDFN-8L packages.

Features

- Achieve 95% efficiency
- Input voltage: 2.6V to 5.5V
- Output current up to 3A
- Reference voltage: 0.6V
- Quiescent current 45µA
- Internal switching frequency: 1MHz
- No Schottky diode needed
- Low dropout operation: 100% duty cycle
- Shutdown current < 1µA
- Excellent line and load transient response
- Over-temperature protection
- Over Voltage protection
- Hiccup mode Short circuit protection

Applications

- Blue-Tooth devices
- Cellular and Smart Phones
- LCD TV Power Supply
- Wireless networking
- Portable applications

Typical Application





Fig.1 Typical Application Circuit



Package Configuration



SOT-23-6L

EML3321-00VN06NRR


00 Adjustable

VN06 SOT-23-6L Package

NRR RoHS & Halogen free package

Commercial Grade Temperature

Rating: -40 to 85°C
Package in Tape & Reel



TDFN-8L (2mmx2mm)

EML3321-00FK08NRR

00 Adjustable

FK08 TDFN-8L (2mmx2mm) Package

NRR RoHS & Halogen free package

Commercial Grade Temperature

Rating: -40 to 85°C

Package in Tape & Reel

Order, Mark & Packing information

| Package | Vout(V) | Product ID | Marking | Packing |
|-----------|------------|-------------------|---------------------------------|-------------------------|
| SOT-23-6L | adjustable | EML3321-00VN06NRR | 3321 Tracking Code • 1 2 3 | Tape & Reel 3K units |
| TDFN-8L | adjustable | EML3321-00FK08NRR | 3321 Tracking Code • 1 2 3 4 | Tape & Reel 3K units |



Pin Functions

| Pin Name | SOT-23-6L | TDFN-8L | Function |
|--------------|-----------|---------|---|
| EN | 1 | 7 | Enable Pin. Minimum 1.5V to enable the device. Maximum 0.4V to shut down the device. |
| PGND | 2 | 4 | Power Ground Pin. |
| sw | 3 | 6 | Switch Pin. Must be connected to Inductor. This pin connects to the drains of the internal main and synchronous power MOSFET switches. |
| VIN,PVIN | 4 | 3 | Power Input Pin. Must be closely decoupled to GND pin with a 4.7µF or greater ceramic capacitor. |
| SVIN | N/A | N/A | Signal Power Input Pin. |
| PG | 5 | 2 | Power Good Indicator. The output of this pin is an open-drain. If the output is within 90% of regulation, It's low otherwise. |
| FB | 6 | 1 | Feedback Pin. Receives the feedback voltage from an external resistive divider across the output. |
| NC | N/A | 5 | N.C. |
| AGND | N/A | 8 | Analog Ground Pin. |
| Thermal Land | N/A | 9 | Connected it to GND. |

Functional Block Diagram




Fig.2 Function Block Diagram of EML3321



Absolute Maximum Ratings

■ Devices are subjected to fail if they stay above absolute maximum ratings.

| Input Voltage | Operating Temperature Range |
|--|---|
| EN, FB,PG Voltages | Junction Temperature (Notes 1, 3) 150°C |
| SW Voltage | Storage Temperature Range |
| Lead Temperature (Soldering, 10 sec) 260°C | ESD Susceptibility HBM 2KV |
| | CDM 500V |

Recommended Operating Conditions

Thermal data

| Package | Thermal resistance | Parameter | Value |
|-----------|--------------------------|------------------|-----------|
| 501.02.41 | θ JA (Note 4) | Junction-ambient | 134.5°C/W |
| SOT-23-6L | θ JC (Note 5) | Junction-case | 81°C/W |
| TDFN-8L | θ JA (Note 4) | Junction-ambient | 74.7°C/W |
| (2mmx2mm) | θ _{JC} (Note 5) | Junction-case | 24°C/W |

Electrical Characteristics

 V_{IN} =3.6V, T_{A} =+25°C, unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|-------------------|------------------------------------|---------------------------|-------|-------|-------|-------|
| V _{IN} | Input Voltage Range | | 2.6 | | 5.5 | ٧ |
| I∨FB | Feedback Current | | | | ±100 | nA |
| V _{FB} | Regulated Feedback Voltage | | 0.588 | 0.600 | 0.612 | ٧ |
| I _{PK} | Peak Inductor Current | V _{FB} = 0.5V | 4.0 | | | Α |
| la | Quiescent Current | V _{FB} = 0.65V | | 45 | | μΑ |
| IsD | Shutdown Current | V _{EN=0V} | | 0.1 | | μΑ |
| fosc | Oscillator Frequency | V _{FB} = 0.6V | | 1 | | MHz |
| D | R DS(ON) OF PMOS | I _{SW} = 100mA | | 90 | | mΩ |
| Ron | R DS(ON) OF NMOS | $I_{SW} = -100 \text{mA}$ | | 60 | | mΩ |
| .,, | VIN UVLO Threshold | | | 2.2 | 2.4 | ٧ |
| V _{UVLO} | VIN UVLO Hysteresis | | | 150 | | mV |
| D | Maximum Duty cycle | | 100 | | | % |
| V _{SCP} | Short circuit protection Threshold | V _{FB} | | 0.2 | | ٧ |

Elite Semiconductor Memory Technology Inc.

Publication Date: Sep. 2019

Revision: 1.2 4/13



Electrical Characteristics (Cont.)

V_{IN}=3.6V, T_A=+25°C, unless otherwise specified.


| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|------------------|-----------------------------|---|-----|------|-----|------------------------|
| I _{LSW} | SW Leakage | $V_{EN} = 0V$, $V_{SW} = 0V$ or 5V, $V_{IN} = 5V$ | | | ±1 | μΑ |
| V _{EN} | Enable Threshold | | 1.5 | | | V |
| | Shutdown Threshold | | | | 0.4 | V |
| I _{EN} | EN Leakage Current | | | | ±1 | μΑ |
| т | Thermal Shutdown | | | 160 | | $^{\circ}\!\mathbb{C}$ |
| T _{SD} | Thermal Shutdown Hysteresis | | | 30 | | $^{\circ}\!\mathbb{C}$ |
| Tss | Soft start time | | | 1.0 | | mS |
| | PG Pin Threshold raising | | | 0.54 | | ٧ |
| PG | PG Pin Threshold falling | | | 0.5 | | ٧ |
| | PG Open Drain impedance | | | | 100 | Ω |

- **Note 1 :** T_J is a function of the ambient temperature T_A and power dissipation P_D ($T_J = T_A + (P_D) * (134.5°C/W)$).
- **Note 2:** Dynamic quiescent current is higher due to the gate charge being delivered at the switching frequency.
- **Note 3:** This IC has a built-in over-temperature protection to avoid damage from overloaded conditions.
- **Note 4:** θ_{JA} is measured in the natural convection at $T_A=25$ on a highly effective thermal conductivity test board(2 layers, 2SOP) according to the JEDEC 51-7 thermal measurement standard.
- **Note 5**: θ_{JC} represents the heat resistance between the chip and the package top case.



Typical Performance Characteristics


 V_{IN} =5.0V, T_A =+25°C, unless otherwise specified.





Typical Performance Characteristics (Cont.)

 V_{IN} =5.0V, T_A =+25°C, unless otherwise specified.





Applications Information

Inductor Selection

Inductor ripple current and core saturation current are the two main factors that decide the Inductor value. A low DCR inductor is preferred.

C_{IN} and C_{OUT} Selection

A low ESR input capacitor can prevent large voltage transients at V_{IN} . The RMS current of input capacitor is required larger than I_{RMS} calculated by:

$$I_{RMS} \cong I_{OMAX} \frac{\sqrt{V_{OUT}(V_{IN} - V_{OUT})}}{V_{IN}}$$
 Eq. 1

ESR is an important parameter to select C_{OUT} , which can be seen in the following output ripple V_{OUT} equation:

$$\Delta V_{OUT} \cong \Delta I_{L} \left(ESR + \frac{1}{8 \cdot f \cdot C_{OUT}} \right) \dots Eq. 2$$

Cheaper and smaller ceramic capacitors with higher capacitance values are now commercially available. These ceramic capacitors have low ripple currents, high voltage ratings and low ESR which make them suitable for switching regulator applications. It is feasible to optimize very low output ripples by Cout since Cout does not affect the internal control loop stability. X5R or X7R types are recommended since they have the best temperature and voltage characteristics of all ceramics capacitors.

Output Voltage (EML3321 adjustable)

In the adjustable version, the output voltage can be determined by:

$$V_{OUT} = 0.6 V \left(1 + \frac{R_1}{R_2} \right)$$
 Eq. 3

Some recommended value for common output voltage is listed below Table.1:

Table.1- Recommended Component Selection

| V _{OUT} (V) | $R_1(K\Omega)$ | $R_2(K\Omega)$ | C _{OUT} (uF) | C _{FF} (pF) | L(uH) |
|----------------------|----------------|----------------|-----------------------|----------------------|-------|
| 1.2 | 100 | 100 | 22x2 | 22 | 1.5 |
| 1.8 | 200 | 100 | 22 | 10 | 2.2 |
| 3.3 | 450 | 100 | 22 | 5 | 2.2 |

Thermal Considerations

Although the thermal shutdown circuit is designed in EML3321 to protect the device from thermal damage, the total power dissipation that EML3321 can sustain depends on the thermal capability of the package. The formula to ensure the safe operation is shown in note 1 on page 5.

To avoid the EML3321 from exceeding the maximum junction temperature, the user should perform some thermal analysis during PCB design.

Guidelines for PCB Layout

To ensure proper operation of the EML3321, please note the following PCB layout guidelines:

- 1. The GND, SW and the V_{IN} trace should be kept short, direct and wide.
- VFB pin must be connected directly to the feedback resistors. Resistive divider R₂/R₁ must be connected parallel to the output capacitor Cout.
- 3. The Input capacitor C_{IN} must be connected to the pin V_{IN} as close as possible.
- 4. Keep SW node away from the sensitive V_{FB} node since this node has high frequency and voltage swina.
- 5. Keep the (–) plates of C_{IN} and C_{OUT} as close as possible.

Publication Date: Sep. 2019
Revision: 1.2 8/13



Applications

■ Typical schematic for PCB layout





Fig.15 Typical Schematic of EML3321


■ PCB layout




Publication Date: Sep. 2019 Revision: 1.2 9/13



Package Outline Drawing SOT-23-6L



TOP VIEW



SIDE VIEW


DETAIL A


| C1 1 | Dimension in mm | | |
|--------|-----------------|------|--|
| Symbol | Min. | Max. | |
| А | 0.90 | 1.45 | |
| A1 | 0.00 | 0.15 | |
| b | 0.30 | 0.50 | |
| С | 0.08 | 0.25 | |
| D | 2.70 | 3.10 | |
| Е | 1.40 | 1.80 | |
| E1 | 2.60 | 3.00 | |
| е | 0.95 | BSC | |
| L | 0.30 | 0.60 | |




Package Outline Drawing

TDFN-8L (2x2 mm)





TOP VIEW



BOTTOM VIEW

| Crumb ol | Dimension in mm | | |
|----------|-----------------|------|--|
| Symbol | Min | Max | |
| А | 0.70 | 0.80 | |
| A1 | 0.00 | 0.05 | |
| A3 | 0.18 | 0.25 | |
| Ъ | 0.18 | 0.30 | |
| D | 1.90 | 2.10 | |
| Е | 1.90 | 2.10 | |
| е | 0.50 BSC | | |
| L | 0.20 | 0.45 | |

Exposed pad

| | Dimension in mm | | |
|----|-----------------|------|--|
| | Min | Max | |
| D2 | 1.15 | 1.65 | |
| E2 | 0.65 | 0.95 | |



Revision History

| Revision | Date | Description |
|----------|------------|--|
| 0.1 | 2018.03.26 | Preliminary version. |
| 0.2 | 2018.05.14 | Add TDFN-3x3-10 package option |
| 0.3 | 2019.03.29 | Add VOUT=3.3V efficiency plot. Modified Recommended Component Selection table COUT to 22uF for 3.3V_VOUT applied. Modified TDFN-8L(2X2) POD. |
| 1.0 | 2019.05.27 | 1.Delete Preliminary |
| 1.1 | 2019.06.12 | Update TDFN 8LDS 2x2x0.75 mm Package Outline information. |
| 1.2 | 2019.09.19 | Remove TDFN-3x3-10 package option |

Publication Date: Sep. 2019 Revision: 1.2 12/13



Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.